

IBM

**Field Engineering Education
Supplementary Course Material**

SYSTEM/360

Model 40 CPU and Channels

IBM Field Engineering Education
Supplementary Course Material

SYSTEM/360

Model 40 CPU and Channels

PREFACE

This Instructional Diagram package is for use by the student on the System/360 Model 40 Course on CAL.

The content figures and charts do not constitute a complete maintenance package, and their use is restricted to instruction only.

(September 1970)

Issued to: _____
Branch Office: _____ No: _____
Address: _____

If this manual is mislaid, please return it to the above address.

Address any comments concerning the contents of this publication to:
IBM, Field Engineering Education Media Development Center, Dept 927,
Rochester, Minnesota 55901.

CONTENTS

	<u>PAGE</u>
Instructional Figures 1 thru 43	1
Malfunction Analysis Procedure (MAP's)	38
Control Field Charts	55
Error Checking Analysis Diagrams (ECAD)	69
Machine Status Charts	92

1




FIGURE 1




FIGURE 2

CPU DATA FLOW

Field	ROS Bit	Function
A	0-3	ROS Next Address
B	4-7	B Condition Tests Special Controls
C	8-11	C Condition Tests
D	12-13	ROS Address Control
E	14-17	Emit Field
F	18	Word Address Parity Bit
G	19-20	ALU Function Control
H	21-25	Local Storage Address Control
J	26-28	R-Register Input Control
K	29	Skew Control Of ALU Q Entry
L	30-32	R-Register Output Control
M	33-36	ALU Output Control
N	37-40	Stat And Function Reg. Input - Ctrl.
P	41-43	ALU Input From P Bus
Q	44-47	ALU Input From Q Bus
R	48-50	Miscellaneous
S	51	Word Parity Bit
T	52-53	Carry Control
JX	54	J Field Extension
PX	55	P Field Extension

* All Decoders Are Checked Expect L And M Indicators On Internal CE Panel




FIGURE 3

253554	05/19/64	MACH	2040	DATE	05/18/65	SHEET	1	QD001
254199	08/20/64	NAME		LOG	130	VERSION		
254283	02/02/65	MODE	MANUAL					
254815	05/15/65	P.N.	5351283					
		IBM CORP.	WTC					

CLD Sample




FIGURE 4





FIGURE 5

1. Rod
2. Block
3. Carrier
4. 'I' Core
5. Spring
6. Strip
7. Chassis
8. Support
9. Rail
10. Diode Board
11. FDD Substrate
12. I/O Cables
13. I/O Cables
14. I/O Cable Card
15. Cable Clamp
16. Terminating Pins
17. Clamp
18. Tape Stack
19. Tape Stack
20. Alignment Pin
21. 2 Banks of 30 'U' Cores
22. Retainer
23. Insulator
24. Dummy Carrier



TROS Module (Exploded View)

FIGURE 6




FIGURE 7





FIGURE 8

- ? INDIRECT ALU FUNCTION
- ∩ DIRECT OR FUNCTION
- DIRECT AND FUNCTION
- DIRECT SUBTRACT FUNCTION (P-Q)
- + DIRECT ADD FUNCTION (BINARY)

DATA CONTENTS PRIOR TO OPERATIONS

B05FF
 A0102
 C0000
 D1111
 YA 1001
 YB 1100
 YCD OFF
 J 41
 H 00
 LSTOR LOC 41 0A01
 MS LOC 0A01 0A0A



7

FIGURE 10




FIGURE 11

STORE DISPLAY

2 **MS STORE** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

3 **B REGISTER** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

4 **C REGISTER** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **MAIN STORAGE DATA** 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6 **STORE ROAR** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

7 **MS DISPLAY** SET ADDRESS IN ADDRESS KEYS
 DISPLAY DATA IN DATA REGISTER MS STORE SET ADDRESS IN ADDRESS KEYS
 STORE DATA FROM DATA KEYS

8

DISPLAY

2 **MPX INTERFACE** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

3 **INTERFACE CONTROLS** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

4 **CHANNEL CONTROLS** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **TO T1** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **W0 W1** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **W2** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **W3 W4** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

6 **EXTERNAL INTERRUPTS** 0 1 2 3 4 5 6 7

7 **STORAGE PROTECTION** P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

8 **DIRECT CONTROL** 0 1 2 3 4 5 6 7

-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

CHECKS

THERM Q/L ADR DATA D/ YB CTRL READ ADR DO DI RX RO RI MS PROT KEY DATA

STATS EX P Q EARL SKEW FUNC ZW ROAR MPX SCI SC2 LATE LP

CONDITIONS

STOP LOG DSAB BPI STOP LOG SCI SC2

CONDITIONS

YA STATS YB STATS YD STATS YE STATS

ALU CONTROL SKEW SELECT REGISTER ALU BINARY OUTPUT

LSAR -ROBAR- -H- -ROSCAR- -J- -ROAR-

LOCAL STORAGE OR R REGISTER

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

ALU EX P REGISTER Q REGISTER

BYTE X 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

STORAGE DATA

0 0000 1 0001 2 0010 3 0011 4 0100 5 0101 6 0110 7 0111 8 1000 9 1001 A 1010 B 1011 C 1100 D 1101 E 1110 F 1111

INSTRUCTION COUNTER OR STORAGE ADDRESS

SAB/P BYTE X 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

REGISTER SELECT

00 01 10 11 PSW & FP

G.P.U. POWER OFF

SELECT VOLTAGE

MS VXY VZ SPVXY LS VXY VM ROS +6M

CONTROL WORD

A0 A1 A2 A3 B0 B1 B2 B3 C0 C1 C2 C3 D0 D1 E0 E1 E2 E3 F0 F1 G1 H0 H1 H2 H3 H4 J0 J1 J2 K0 L0 L1 L2 M0 M1 M2 M3 N0 N1 N2 N3 P0 P1 P2 Q0 Q1 Q2 Q3 R0 R1 R2 S0 T0 T1 JX FX

GM MARGIN THERMAL RESET

BIAS CONTROLS

MS VXY VZ LS VXY VM SP ROS DRIVE

THERMALS

CTRL CHECK PWR MS ROS GA GB CB CC CD CHO CH CH2 CJ CN CP CO 1/C A7 A6 A5 A4 A3 A2 A1 A0 O/C EX

ADDRESS COMPARE PROCESS

STOP ON MS LOOP ON MS STOP ON LOOP ON REPEAT ON STOP MS ROS

STORAGE SELECT

MS SP IC PSW GP FP

CHECK CONTROL PROCESS

STOP DISABLE CHECK RESTART

RATE PROCESS

INSN STEP SINGLE CYCLE

SYSTEM RESET PSW RESTART CHECK RESET

STORE DISPLAY

ROSB ROBAR ROAR ROSCAR

STORE DISPLAY

MPX SC 1 LS/R LS/R 2 A S 3 B B 4 C C 5 D D 6 ROAR ROAR 7 MS MS 8

DISPLAY

MPX SC 1 EX PO EX PO 2 CHKS & TF STAT & CHKS 3 IF CTRLS IF CTRLS 4 CHAN CTRLS CHAN CTRLS 5 6 IRPTS IRPTS 7 SPD & KEY SPD & KEY 8 DIR CTRL DIR CTRL

POWER ON POWER OFF

LOAD UNIT

INTERRUPT SYSTEM MANUAL UNIT TEST LOAD LOAD

9

FIGURE 12

STORE DISPLAY

2	MPX STORAGE	A 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	D 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	R 6 5 4 3 2 1 0 6 5 4 3 2 1 0	2	
3	B REGISTER	BYTE X P 5 6 7 P 0 1 2 3 4 5 6 7	BYTE 0 P 0 1 2 3 4 5 6 7	BYTE 1 P 0 1 2 3 4 5 6 7	3	
4	C REGISTER	BYTE X P 5 6 7 P 0 1 2 3 4 5 6 7	BYTE 0 P 0 1 2 3 4 5 6 7	BYTE 1 P 0 1 2 3 4 5 6 7	4	
5	MAIN STORAGE DATA	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				5
6	STORE ROAR	DATE EX ROS P 0-2 PMA IMA LPU II 10 9 8	DISPLAY ROSAB P 7 6 5 4 3 2 1 0	6		
7	MS DISPLAY-	SET ADDRESS IN ADDRESS KEYS DISPLAY DATA IN DATA REGISTER	MS STORE-	SET ADDRESS IN ADDRESS KEYS STORE DATA FROM DATA KEYS	7	
8	DISPLAY				8	

2	MPX INTERFACE	P IF IF 1-0 CHAN CHAN IF	P MPX INTERFACE	P	2	
3	INTERFACE CONTROLS	SEL SEL ADR ADR CMD STAT SVC SVC	OP OP SUP REQ INM UNIT HALT	3		
4	CHANNEL CONTROLS	MOI MOI MOI MOI CGW FLAGS	CHN CHN IF NO BUFFER FLAGS	COUNT	4	
5	TO T1	SELECTOR CHANNEL REGISTERS				5
5	W0 W1	SELECTOR CHANNEL REGISTERS				5
5	W2	SELECTOR CHANNEL REGISTERS				5
5	W3 W4	SELECTOR CHANNEL REGISTERS				5
6	EXTERNAL INTERRUPTS				6	
7	STORAGE PROTECTION				7	
8	DIRECT CONTROL				8	

-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

CHECKS

THERM OVL ROS D/LS MS DATA R REG MS PROT
 ADDR DATA CTRL READ ADDR DO RX RO RI KEY DATA

ALU EARLY SKEW FUNC ZW ROAR MPX SCI SC2 LATE UP

STATS EX P 0 1 2 3 4 5 6 7

CONDITIONS

H/STOP LOG DSAB SFI SFI SFI SFI

S TO SAB SCI SC2

(A)

EMERGENCY
KILL

DIAGNOSTIC CONTROL

REQ SEL OP ADR STAT SVC
 IN IN IN IN IN IN

MS ADDRESS PATTERN
 LS ADDRESS PATTERN

MS VALIDATE CPU DUMP
 CHANNEL TEST OFF

CHANNEL SELECT
 MANUAL

CONDITIONS

PMMA	IMA	I/O	YCI	YCD	ASCH	P	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	ID	MI	MAN	ERR	IZT/IDQ	LOAD															
ALU CONTROL										SKEW SELECT REGISTER										ALU BINARY OUTPUT															
P	0	1	2	3	4	5	6	7		P	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7

STORE STATS LSA

ROLLER STORE DISPLAY

CHANNEL DISPLAY

(D)

DISPLAY

ROBAR
ROSCAR

STORE DISPLAY

MPX SC
1 LS/R LS/R
2 A B
3 B S
4 C C
5 D D
6 ROAR ROAR
7 MS MS
8

DISPLAY

MPX SC
1 EX PQ EX PQ
2 CHKS & IF STAT & CHKS
3 IF CTRLS IF CTRLS
4 CHAN CTRLS CHAN CTRLS
5 CHAN DISP
6 IRPTS IRPTS
7 SPD & KEY SPD & KEY
8 DIR CTRL DIR CTRL

C.P.U. POWER OFF

SELECT VOLTAGE OFF
 MS VXY
 VZ
 SPVXY
 VXY
 VM
 ROS +6M

6M MARGIN
 THERMAL RESET
 BIAS CONTROLS MS
 VXY
 VZ
 LS
 VXY
 VM
 SP
 ROS
 DRIVE
 VXY
 THERMALS

CTRL CHECK
 CB CC CD CH
 CN CP
 CR
 EX

CONTROL WORD

A0	A1	A2	A3
B0	B1	B2	B3
C0	C1	C2	C3
D0	D1	D2	D3
E0	E1	E2	E3
F0	F1	F2	F3
G0	G1	G2	G3
H0	H1	H2	H3
I0	I1	I2	I3
J0	J1	J2	J3
K0	K1	K2	K3
L0	L1	L2	L3
M0	M1	M2	M3
N0	N1	N2	N3
O0	O1	O2	O3
P0	P1	P2	P3
Q0	Q1	Q2	Q3
R0	R1	R2	R3
S0	S1	S2	S3
T0	T1	T2	T3
U0	U1	U2	U3
V0	V1	V2	V3
W0	W1	W2	W3
X0	X1	X2	X3
Y0	Y1	Y2	Y3
Z0	Z1	Z2	Z3

ADDRESS COMPARE PROCESS
 STORAGE SELECT
 CHECK CONTROL PROCESS

RATE PROCESS
 INSN STEP
 SINGLE CYCLE

(G)

POWER ON
POWER OFF

LOAD UNIT

INTERRUPT SYSTEM MANUAL WRIT TEST LOAD

LOAD

STORAGE DATA

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
A	1010
B	1011
C	1100
D	1101
E	1110
F	1111

INSTRUCTION COUNTER OR STORAGE ADDRESS

REGISTER SELECT
 HALF WORD SELECT

STORAGE DATA

SP DATA
 SP KEY

SAB/P

GP
 PSW & FP

(F)

ADDRESS COMPARE PROCESS

STOP ON MS LOOP ON MS
 STOP ON LOOP ON REPEAT ON
 STOP MS ROS
 STOP MS ROS

RATE PROCESS
 INSN STEP
 SINGLE CYCLE

STORAGE SELECT

MS
 SP
 PSW GP
 FP

CHECK CONTROL PROCESS
 STOP DISABLE CHECK RESTART

SYSTEM RESET
 PSW RESTART
 CHECK RESET
 STORE
 DISPLAY
 LOG OUT

(H)

	ENTER ADDRESS INTO ADDRESS KEYS	ENTER ADDRESS INTO DATA KEYS	STORE/DISPLAY SWITCH POSITION	DISPLAY ROLLER SWITCH POSITION	CHANNEL DISPLAY SWITCH POSITION	CHANNEL SELECT SWITCH POSITION	SETTING OF LSA BUS DISPLAY & STORE	MPX STOR TOGGLE SWITCH DOWN	ROLLER TOGGLE SWITCH ON DISPLAY	DISPLAY TOGGLE SWITCH SETTING	MUST BE DISPLAYED FIRST OR IS WIPED OUT	ROLLER TOGGLE SWITCH ON DISPLAY WILL WIPE OUT THIS READING
R REGISTER *			1								X	X
LOCAL STORAGE **	X		1					X				
A REGISTER			2									
B REGISTER			3									
C REGISTER			4									
D REGISTER			5									
ROAR			6					X				
MAIN STOR DATA	X		7									X
ALU EX, P, Q			NOT 1	1								
MPX CHECKS & IF			NOT 1	2		MPX						
IF CONTROLS			NOT 1	3		ROTATE						
CHANNEL CONTROLS			NOT 1	4		SC1 SC2						
EXT INTERRUPTS			NOT 1	6				X				
SP DATA & REG			NOT 1	7				X				
DIRECT CONTROL			NOT 1	8				X				
ROSAB										ROSAB		
ROBAR ***										ROBAR	X	X
LSAR							LSAR				X	X
H REGISTER							H					
J REGISTER							J					
MPX STORAGE	X		7					X	X			
TO - T1			NOT 1	5	TO T1	SC1 SC2						
W0 - W1			NOT 1	5	W0 W1	SC1 SC2						
W2			NOT 1	5	W2	SC1 SC2						
W3 - W4			NOT 1	5	W3 W4	SC1 SC2						
S REGISTER			2			SC1 SC2						
ROSCAR						SC1 SC2				ROAR ROSCAR		
SP KEY ****			NOT 1	5	W2	SC1 SC2				ROAR		
ROAR						MPX				ROSCAR		
SC CHECKS & IF			NOT 1	4		SC1 SC2						
W BUFFER FLAGS												

* IF THE STORE DISPLAY ROLLER SWITCH WAS ON POSITION 1 BEFORE STOPPING, THE ACTUAL CONTENT OF R REGISTER WILL BE DISPLAYED. IN EVERY OTHER POSITION, THE CONTENT OF THE R REGISTER WILL BE DESTROYED.

** (THE CONTENT OF LSAR WILL BE CHANGED).

*** THE CONTENT OF ROBAR WILL BE DESTROYED IF ROBAR DISPLAY TOGGLE SWITCH IS SET OUT OF POSITION ROBAR.

**** TO DISPLAY THE STORAGE PROTECT KEY CORRESPONDING TO A PARTICULAR AREA OF MAIN STORAGE OR TO A PARTICULAR UCW, DISPLAY ONE POSITION OF THIS AREA FIRST. (REFER TO "MAIN STORAGE DATA" OR "MULTIPLEX STORAGE" ABOVE.) AFTER SETTING THE ABOVE CONDITIONS, THIS KEY WILL APPEAR IN THE SP DATA REGISTER POSITIONS.

NOTE: THE P BIT APPEARING ON THIS POSITION OF THE LOWER ROLL CHART IS THE RESULT OF EXCLUSIVE ORING (NOT SPLS DATA PARITY, AND SP KEY PARITY.)

DISPLAYING PROCEDURE WHEN IN HARDSTOP CONDITION

FIGURE 15

	ENTER DATA INTO DATA KEYS	ENTER DATA INTO ADDRESS KEYS	ENTER ADDRESS INTO DATA KEYS	ENTER ADDRESS INTO ADDRESS KEYS	SETTING OF LSA BUS DISPLAY AND STORE SWITCH	STORE TOGGLE SWITCH SETTING	MPX STOR KEY	STORE / DISPLAY ROLLER SWITCH POSITION	ROLLER TOGGLE SWITCH TO STORE
A REGISTER	X							2	X
B REGISTER	X							3	X
C REGISTER	X							4	X
D REGISTER	X							5	X
R REGISTER	X							1	X
LOCAL STORAGE	X			X				1	X
LSAR		X			LSAR	LSA			
H REGISTER		X			H	LSA			
J REGISTER		X			J	LSA			
Y STATS *	X					STATS			
MAIN STORAGE DATA	X			X				7	X
MPX STORAGE	X			X			X	7	X
ROAR			X					6	X

* Y 14 (IZT/IDQ) CANNOT BE STORED MANUALLY

STORING PROCEDURE WHEN IN HARDSTOP CONDITION

FIGURE 14

-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

STORE DISPLAY

2 **MS STORE** | 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 2

3 **H REGISTER** | BYTE 0 | BYTE 1 |

4 **C REGISTER** | BYTE 0 | BYTE 1 |

5 **MAIN STORAGE DATA** | 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 5

6 **STORE ROAR** | **DISPLAY ROSAB** |

7 **MS DISPLAY** | **SET ADDRESS IN ADDRESS KEYS** | **MS STORE** | **SET ADDRESS IN ADDRESS KEYS** | **DISPLAY DATA IN DATA REGISTER** |

8

DISPLAY

2 **MPX INTERFACE** | IF PTY TAG | IF MODE | I-0 | CHAN CHAN IF | P | MPX INTERFACE | RE-INT CHSEL | BUS GCW IF |

3 **INTERFACE CONTROLS** | SEL SEL ADDR ADDR CMD STAT SVC SVC | OP OP SUP RED | INM UNIT HALT |

4 **CHANNEL CONTROLS** | MOI MOI MOI MPX | CGW FLGS | MOI SMTS | NO | BUFFER FLGS | COUNTY |

5 **TO TI** | **SELECTOR CHANNEL REGISTERS** |

5 **WO WI** | **SELECTOR CHANNEL REGISTERS** |

5 **W2** | **SELECTOR CHANNEL REGISTERS** |

5 **W3 W4** | **SELECTOR CHANNEL REGISTERS** |

6 **EXTERNAL INTERRUPTS** | 0 1 2 3 4 5 6 7 |

7 **STORAGE PROTECTION** | DATA | CPU/CHAN KEY |

8 **DIRECT CONTROL** | 0 1 2 3 4 5 6 7 |

CHECKS

THRM OVL | ROS | D/ | Y8 | CTRL | LS | MS | MS DATA | R | REG | MS PROT |

STATS EX | P | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | P | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |

CONDITIONS

H/ | STOP | LOG | DSAB | DPT | | S TO SAB | SCI | SC2 |

DIAGNOSTIC CONTROL

REQ SEL | OP | ADR | STAT | SVC |

IN | IN | IN | IN | IN | IN |

MS | ADDRESS | MS VALIDATE |

PATTERN | CPU | DUMP |

LS | ADDRESS | PATTERN |

CHANNEL TEST

OFF | MANUAL |

LSA BUS DISPLAY & STORE

LSAR | H | J |

CHANNEL SELECT

MPX | SC1 | SC2 |

C.P.U. POWER OFF

CONTROL WORD

AO A1 A2 A3 | BO B1 B2 B3 | CO C1 C2 C3 | DO D1 E0 E1 | E2 E3 F0 F1 | G0 H0 H1 H2 | H3 H4 J0 J1 | J2 K0 L0 L1 | L2 M0 M1 M2 | M3 N0 N1 N2 | N3 P0 P1 P2 | P3 Q0 Q1 Q2 | Q3 R0 R1 R2 R3 | R4 R5 R6 R7 | TO TI | JX PX |

BIAS CONTROLS

MS | VXY | VZ |

THERMAL

RESET |

GM MARGIN

LS

VXY | VM |

SP

ROS | DRIVE |

VXY |

THERMALS

PWR MS ROS GA GB | ALU CHECKS |

CTRL CHECK | PWR MS ROS GA GB |

CB CC CD CHO CH | 1/C A7 A6 A5 A4 |

CH2 C1 CN CP CO | A3 A2 A1 A0 O/C |

CR | EX |

CONDITIONS

Y A STATS | Y B STATS | Y D STATS | Y E STATS |

ALU CONTROL | SKEW SELECT REGISTER | ALU EMARY OUTPUT |

LSAR | -ROBAR- | -ROSB- | -ROSCAR- | -ROAR- |

LOCAL STORAGE OR R REGISTER

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 |

ALU EX | **P REGISTER** | **Q REGISTER** |

CHANNEL DISPLAY

TO T1 | WO W1 | W2 | W3 W4 |

STORAGE DATA

0 0000 | 1 0001 | 2 0010 | 3 0011 | 4 0100 | 5 0101 | 6 0110 | 7 0111 | 8 1000 | 9 1001 | A 1010 | B 1011 | C 1100 | D 1101 | E 1110 | F 1111 |

INSTRUCTION COUNTER OR STORAGE ADDRESS

SAB/P | BYTE X | BYTE 0 | BYTE 1 |

REGISTER SELECT | **HALF WORD SELECT** |

GP | 00 | 01 | 10 | 11 | PSW & FP |

ADDRESS COMPARE PROCESS

STOP ON MS | LOOP ON MS | STOP ON LOOP ON REPEAT ON | STOP | MS | ROS |

STORAGE SELECT

MS | SP | IC | PSW | GP | FP |

CHECK CONTROL PROCESS

STOP | DISABLE | CHECK | RESTART |

RATE PROCESS

INSN STEP | SINGLE CYCLE |

POWER ON | **POWER OFF** |


SYSTEM RESET | **PSW RESTART** | **CHECK RESET** |

LOAD UNIT

INTERRUPT | SYSTEM | MANUAL | UNIT TEST | LOAD |

12

FIGURE 16



Note 1. Conditions that Cause Program Interrupt (PRI)

① Channel interrupt if masked to allow

② 4 bit timer nonzero (cancelled by disable interval timer switch)

③ Halt latch on

a. Stop key

b. Instruction step mode

c. Stop on MS

d. Loop on MS } via address compare switch

e. System reset pushbutton

f. Power on Pushbutton

④ External interrupts masked to allow

a. Console attention (interrupt pushbutton on console depressed)


b. Interval timer in main storage has timed out

c. External interrupts 3 through 7

223-2842- Model 40 Diagrams Manual
 223-2844- Model 40 Theory of Operations
 223-2841- Model 40 Maintenance Manual


CPU MICROPROGRAM FLOW CHART (CHANNEL DATA SERVICE NOT SHOWN)

FIGURE 17




Model 40 Internal Console Panel (HF)

FIGURE 18



CLOCK CONTROL (KC071-KC081)

FIGURE 19



Checks in Relation to Timing

FIGURE 21




FIGURE 20

SYSTEM OPERATION AFTER ERROR DETECTION

-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

STORE DISPLAY

2 STORE STATUS: A 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 2

3 B REGISTER: BYTE 0 (0-7), BYTE 1 (0-7)

4 C REGISTER: BYTE 0 (0-7), BYTE 1 (0-7)

5 MAIN STORAGE DATA: 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 5

6 STORE ROAR, DISPLAY ROSAB: DAT EX ROS, DAT EX ROS, P-2 PMA IMA CPU, P 7 6 5 4 3 2 1 0 6

7 MS DISPLAY: SET ADDRESS IN ADDRESS KEYS, DISPLAY DATA IN DATA REGISTER, MS STORE: SET ADDRESS IN ADDRESS KEYS, STORE DATA FROM DATA KEYS

8

DISPLAY

2 MPX INTERFACE: IF PTY TAG, I-0 CHAN CHAN IF, MODE DATA CTRL CTRL, CHAN, PRE-INT CHSEL, BUS CCW IF, LATE LATE ITR, TI, WP, IN, FLAGS TAG

3 INTERFACE CONTROLS: SEL SEL ADR ADR CMD STAY SVC SVC, OP OP SUP REQ, IMM UNIT HALT, OUT IN OUT IN OUT IN OUT IN, SEL SEL UNOR I-O

4 CHANNEL CONTROLS: MOI MHO MHPX, CCW FLAGS NON STAYS, NO, BUFFER FLAGS, COUNT

5 TO TI: SELECTOR CHANNEL REGISTERS

5 WO WI: SELECTOR CHANNEL REGISTERS

5 W2: SELECTOR CHANNEL REGISTERS

5 W3 W4: SELECTOR CHANNEL REGISTERS

6 EXTERNAL INTERRUPTS: SET ROLLER SWITCH TO DISPLAY ALU EX AND P REGISTER IS RESET

7 STORAGE PROTECTION: SET ROLLER SWITCH TO DISPLAY ALU EX AND P REGISTER IS RESET

8 DIRECT CONTROL: SET ROLLER SWITCH TO DISPLAY ALU EX AND P REGISTER IS RESET

CHECKS

THERM O/L, ROS, D/Y, LS, MS, MS DATA, R REG, MS PROT, KEY DATA

STATS EX, ALU, EAR, SAR, SKEW, FUNC, ZW, ROAR, MPX, SCI, SC2, LATE, UP

CONDITIONS

H/ STOP LOG DSAB DPI, I TO S, SCI, SC2

REQ SEL OP ADR STAT SVC, IN IN IN IN IN IN

DSAB DSAB REV MPX, LAMP, MPT INTVL DATA STOR, TIMER PTY

DIAGNOSTIC CONTROL OFF, MS VALIDATE CPU, ADDRESS PATTERN, ADDRESS PATTERN, CHANNEL TEST OFF, CHANNEL SELECT MANUAL

LSA BUS DISPLAY & STORE LSA, MPX, SC1, SC2

G.P.U. POWER OFF

SELECT VOLTAGE OFF: +3, +6, +18, +24, +48, +6M, ROS

CONTROL WORD: AO A1 A2 A3, BO BI B2 B3, CO CI C2 C3, DO DI EO EI, FO FO FO FO, G1 HO HI H2, H3 H4 JO J1, JO JO LO LI, L2 MO MI M2, M3 NO NI N2, N3 PO PI P2, PO PO RO RO, RO RI R2 SO, TO TI JX PX, O O O O

GM MARGIN, THERMAL RESET, BIAS CONTROLS: MS, VXY, VZ, LS, VXY, VM, SP, ROS, DRIVE, THERMALS: PWR MS ROS GA GB, CTRL CHECK, CB CC CD CH, CH, CH, CR, ALU CHECKS: I/C A7 A6 A5 A4, A3 A2 A1 A0, Q/C, EX

CONDITIONS

PMMA MMA I/O YCI YCD ASCH, P YO Y1 Y2 Y3, Y4 Y5 Y6 Y7, ID MI MAN, EMP, IZT/IDQ LOAD

ALU CONTROL, SKEW SELECT REGISTER, ALU BINARY OUTPUT

LSAR, -ROBAR-, -ROSB-, -ROSCAR-, -ROAR-

LOCAL STORAGE OR R REGISTER: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

P REGISTER, Q REGISTER

DISPLAY: ROSAB, ROBAR, ROAR, ROSCAR, STORE DISPLAY: MPX, SC, 1 LS/R, LS/R, 2 A, S, 3 B, B, 4 C, C, 5 D, D, 6 ROAR, ROAR, 7 MS, MS, 8

DISPLAY: MPX, SC, 1 EX PQ, EX PQ, 2 CHKS & IF, STAT & CHKS, 3 IF CTRLS, IF CTRLS, 4 CHAN CTRLS, CHAN CTRLS, 5, CHAN DISP, 6 IRPTS, IRPTS, 7 SPD & KEY, SPD & KEY, 8 DIR CTRL, DIR CTRL

STORAGE DATA

0 0000, 1 0001, 2 0010, 3 0011, 4 0100, 5 0101, 6 0110, 7 0111, 8 1000, 9 1001, A 1010, B 1011, C 1100, D 1101, E 1110, F 1111

INSTRUCTION COUNTER OR STORAGE ADDRESS

SAB/P, BYTE X, BYTE 0, BYTE 1

REGISTER SELECT, HALF WORD SELECT

GP, PSW & FP

ADDRESS COMPARE PROCESS: STOP ON MS, LOOP ON MS, STOP ON LOOP, STOP MS, ROS

STORAGE SELECT PROCESS: MS, SP, IC, PSW, GP, FP

CHECK CONTROL PROCESS: STOP, DISABLE, CHECK, RESTART

POWER ON, POWER OFF

LOAD UNIT: 0-9, 0-9, 0-9

SYSTEM RESET, PSW RESTART, CHECK RESET, STORE, DISPLAY, START, STOP, LOG OUT, INTERRUPT, SYSTEM MANUAL UNIT TEST LOAD, LOAD

-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

STORE DISPLAY

2 MAIN STORAGE D 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 2
 MPX STORAGE A 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 2
 MSP DATA/KEY R 6 5 4 3 2 1 0 6 5 3 2 1 0

3 **B REGISTER**
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

4 **C REGISTER**
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **MAIN STORAGE DATA**
 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6 **STORE ROAR**
 STORE ADDRESS FROM DATA KEYS

7 **MS DISPLAY - SET ADDRESS IN ADDRESS KEYS**
 DISPLAY DATA IN DATA REGISTER
MS STORE - SET ADDRESS IN ADDRESS KEYS
 STORE DATA FROM DATA KEYS

8

DISPLAY

2 **MPX INTERFACE**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

3 **INTERFACE CONTROLS**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

4 **CHANNEL CONTROLS**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **TO TI** **SELECTOR CHANNEL REGISTERS**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **WO WI** **SELECTOR CHANNEL REGISTERS**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **W2** **SELECTOR CHANNEL REGISTERS**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

5 **W3 W4** **SELECTOR CHANNEL REGISTERS**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

6 **EXTERNAL INTERRUPTS**
 0 1 2 3 4 5 6 7

7 **STORAGE PROTECTION DATA CPU/CHAN KEY**
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

8 **DIRECT CONTROL**
 0 1 2 3 4 5 6 7

CHECKS

THERM O/L ROS ADR DATA D/ YB CTRL READ ADR LS MS MS DATA DO DI RX RO RI MS PROT KEY DATA

STATS EX P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 ALU EARLY LSAR SKEW FUNC ZW ROAR MPX SCI SC2 LATE JAP

CONDITIONS

H/ STOP LOG DSAB DP1 DP2 ROS EX S TO SAB SCI SC2

DIAGNOSTIC CONTROL

REQ SEL OP ADR STAT SVC IN IN IN IN IN IN

ADDRESS PATTERN MS VALIDATE MS CPU DUMP ADDRESS PATTERN

CHANNEL TEST

OFF 170 KC MAX MANUAL

CHANNEL SELECT

MPX SCI SC2 SCI & SC2

CONDITIONS

Y A STATS Y B STATS Y D STATS Y E STATS
 PMA IMA I/O YC YD ASCH P YO Y1 Y2 Y3 Y4 Y5 Y6 Y7 IO MI MAN ENR IZT/ ISO LOAD

ALU CONTROL

LSAR SKEW SELECT REGISTER ALU BINARY OUTPUT

LSAR P 0 1 2 3 4 5 6 7 P 12 11 10 9 8 7 6 5 4 3 2 1 0 -ROBAR-
 -H- -ROSB-
 -J- -ROSCAR-
 -ROAR-

LOCAL STORAGE OR R REGISTER

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

ALU EX **P REGISTER** **Q REGISTER**

ALU EX P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

DISPLAY

1 LS R REGISTER
 2 A REGISTER
 3 B REGISTER
 4 C REGISTER
 5 D REGISTER
 6 STORE ROAR
 7 MAIN STORE
 8

DISPLAY

1 ALU EX P Q
 2 CHECKS & IF
 3 IF CONTROLS
 4 CHANNEL CONTROLS
 5 CHANNEL REGISTERS
 6 EXT INTERRUPTS
 7 SP DATA & KEY
 8 DIRECT CONTROL

SELECT VOLTAGE

MS VXY VZ SPVXY VXY VM ROS +6M

CONTROL WORD

A0 A1 A2 A3
 B0 B1 B2 B3
 C0 C1 C2 C3
 D0 D1 E0 E1
 E2 E3 F0 F0
 G1 H0 H1 H2
 H3 H4 J0 J1
 J2 K0 L0 L1
 L2 M0 M1 M2
 M3 N0 N1 N2
 N3 P0 P1 P2
 Q0 Q1 Q2 Q3
 R0 R1 R2 S0
 TO T1 JX PX
 O O O O

BIAS CONTROLS

MS VXY VZ

THERMAL RESET

GM MARGIN

DRIVE

VXY VM

THERMALS

PWR MS ROS GA GB
 CTRN CHECK CB CC CD CH CH

ALU CHECKS

J/C A7 A6 A5 A4
 A3 A2 A1 A0 O/C
 EX O O O O

STORAGE DATA

0 0000
 1 0001
 2 0011
 3 0011
 4 0100
 5 0101
 6 0110
 7 0111
 8 1000
 9 1001
 A 1010
 B 1011
 C 1100
 D 1101
 E 1110
 F 1111

INSTRUCTION COUNTER OR STORAGE ADDRESS

SP DATA SP KEY
 P 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE X 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 0 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7
 BYTE 1 0 1 2 3 4 5 6 7 P 0 1 2 3 4 5 6 7

REGISTER SELECT **HALF WORD SELECT**

GP 00 01 10 11
 PSW & FP

ADDRESS COMPARE PROCESS

STOP ON MS LOOP ON MS STOP ON ROS REPEAT ON STOP MS ROS

STORAGE SELECT

MS SP IC PSW GP FP

CHECK CONTROL PROCESS

STOP DISABLE CHECK RESTART

POWER ON **POWER OFF**

RATE PROCESS

INSN STEP SINGLE CYCLE

SYSTEM RESET **CHECK RESET**


STORE **DISPLAY**

START **STOP** **PSW RESTART** **LOG OUT**

LOAD UNIT

INTERRUPT SYSTEM MANUAL WAIT TEST LOAD LOAD

FIGURE 23



-360 MOD 40 FAILURE SYMPTOMS DISPLAY-





FIGURE 24

FIGURE 25



-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

STORE DISPLAY

2 STORE DISPLAY

3 B REGISTER

4 C REGISTER

5 MAIN STORAGE DATA

6 STORE ROAR DISPLAY ROSAB

7 MS DISPLAY- SET ADDRESS IN ADDRESS KEYS
 DISPLAY DATA IN DATA REGISTER MS STORE- SET ADDRESS IN ADDRESS KEYS
 STORE DATA FROM DATA KEYS

8

DISPLAY

2 MPX INTERFACE

3 INTERFACE CONTROLS

4 CHANNEL CONTROLS

5 TO T1 SELECTOR CHANNEL REGISTERS

5 WO W1 SELECTOR CHANNEL REGISTERS

5 W2 SELECTOR CHANNEL REGISTERS

5 W3 W4 SELECTOR CHANNEL REGISTERS

6 SET ROLLER SWITCH TO DISPLAY ALU EX AND P REGISTER IS RESET
 EXTERNAL INTERRUPTS

7 SET ROLLER SWITCH TO DISPLAY ALU EX AND P REGISTER IS RESET
 STORAGE PROTECTION DATA CPU/CHAN KEY

8 SET ROLLER SWITCH TO DISPLAY ALU EX AND P REGISTER IS RESET
 DIRECT CONTROL

CHECKS

STATS EX P Q

ALU ALU CHANNELS

THRM O/L ROS D/Y LS MS MS DATA R REG MS PROT

ADR DATA YB CTRL READ ADR DO DI RX RO RI KEY DATA

REQ SEL OP ADR STAT SVC DSAB DSAB REV MPX LAMP

IN IN IN IN IN IN IN IN IN IN IN IN

MS ADDRESS PATTERN MS VALIDATE CPU DUMP

LS ADDRESS PATTERN

CHANNEL TEST OFF MANUAL

CHANNEL SELECT MPX SC1 SC2

DIAGNOSTIC CONTROL OFF

LSA BUS DISPLAY & STORE LSAR

C.P.U. POWER OFF

SELECT VOLTAGE OFF

CONTROL WORD

A0 A1 A2 A3

B0 B1 B2 B3

C0 C1 C2 C3

D0 D1 E0 E1

E2 E3 F0 F0

G1 H0 H1 H2

H3 H4 J0 J1

J2 K0 L0 L1

L2 M0 M1 M2

M3 N0 N1 N2

N3 P0 P1 P2

Q0 Q1 Q2 Q3

R0 R1 R2 S0

T0 T1 JX PX

VXY VM

SP ROS

VXY DRIVE

CTRL CHECK PWR MS ROS GA GB

GB CC CB CHO CHI

OR CR

ALU CHECKS

I/C A7 A6 A5 A4

A3 A2 A1 A0 Q/C

EX

6M MARGIN

THERMAL RESET

BIAS CONTROLS MS

VXY VZ

LS VXY VM

SP ROS

VXY DRIVE

THERMALS

ALU CHECKS

I/C A7 A6 A5 A4

A3 A2 A1 A0 Q/C

EX

CONDITIONS

H/ STOP LOG DSAB DPH

S TO SAB SCI SC2

CONDITIONS

YB STATS YD STATS YE STATS

ALU CONTROL SKEW SELECT REGISTER

LSAR

ALU BINARY OUTPUT

LOCAL STORAGE OR R REGISTER

ALU EX P REGISTER Q REGISTER

DISPLAY

ROSB

ROAR

ROSCAR

STORE DISPLAY

MPX SC

1 LS/R LS/R

2 A S

3 B B

4 C C

5 D D

6 ROAR ROAR

7 MS MS

8

DISPLAY

MPX SC

1 EX PQ EX PQ

2 CHKS & IF STAT & CHKS

3 IF CTRLS IF CTRLS

4 CHAN CTRLS CHAN CTRLS

5 CHAN DISP CHAN DISP

6 IRPTS IRPTS

7 SPD & KEY SPD & KEY

8 DIR CTRL DIR CTRL

STORAGE DATA

SP DATA SP KEY

INSTRUCTION COUNTER OR STORAGE ADDRESS

SAB/P

REGISTER SELECT

HALF WORD SELECT

GP

OO OI IO II

PSW & FP

ADDRESS COMPARE PROCESS

STOP ON MS LOOP ON MS

STOP ON REPEAT ON ROS

MS ROS LOOP STOP MS ROS

STORAGE SELECT

MS SP

PSW GP FP

CHECK CONTROL PROCESS

STOP DISABLE CHECK RESTART

POWER ON

POWER OFF

LOAD UNIT

SYSTEM RESET

PSW RESTART

CHECK RESET

STORE

DISPLAY

START

STOP

LOG OUT

INTERRUPT

SYSTEM MANUAL UNIT TEST LOAD

LOAD

FIGURE 26

-360 MOD 40 FAILURE SYMPTOMS DISPLAY-

STORE DISPLAY

2 **MPX STORAGE**

16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

3 **B REGISTER**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

4 **C REGISTER**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

5 **MAIN STORAGE DATA**

17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

6 **STORE ROAR**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

7 **MS DISPLAY**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

8 **DISPLAY**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

2 **MPX INTERFACE**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

3 **INTERFACE CONTROLS**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

4 **CHANNEL CONTROLS**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

5 **TO T1**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

5 **WO W1**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

5 **W2**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

5 **W3 W4**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

6 **EXTERNAL INTERRUPTS**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

7 **STORAGE PROTECTION**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

8 **DIRECT CONTROL**

7	6	5	4	3	2	1	0
P	0	0	0	0	0	0	0

CHECKS

STATS EX P 0 1 2 3 4 5 6 7

ALU EX P 0 1 2 3 4 5 6 7

CHANNELS MPX SCI SC2 LATE UP

MS ADDRESS PATTERN LS ADDRESS PATTERN MS VALIDATE CPU DUMP

CHANNEL TEST OFF MANUAL

CHANNEL SELECT MPX SCI SC2

CONDITIONS

H/ STOP LOG DSAB DPI

S TO SAB SCI SC2

DIAGNOSTIC CONTROL OFF

REQ SEL OP ADR STAT SVC IN IN IN IN IN IN

LSA BUS DISPLAY & STORE LSAR

STORE

STATS

LSA

ROLLER

STORE

DISPLAY

CHANNEL DISPLAY

TO T1 WO W1 W2 W3 W4

STORAGE DATA

0	0	0	0	0
1	0	0	0	1
2	0	0	0	1
3	0	0	1	1
4	0	1	0	1
5	0	1	0	1
6	1	0	1	1
7	0	1	0	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	0
C	1	1	0	1
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

SP DATA

SP KEY

INSTRUCTION COUNTER OR STORAGE ADDRESS

SAB/P

REGISTER SELECT

HALF WORD SELECT

GP	00	01	10	11
PSW & FP				

ADDRESS COMPARE PROCESS

STOP ON MS LOOP ON MS

STOP ON REPEAT ON

MS LOOP STOP MS ROS

RATE PROCESS INSN STEP SINGLE CYCLE

SYSTEM RESET

STOP

START

STORAGE SELECT

MS SP IC PSW GP FP

CHECK CONTROL PROCESS

STOP DISABLE CHECK RESTART

PSW RESTART

STORE

LOG OUT

POWER ON

POWER OFF

LOAD UNIT

INTERRUPT

SYSTEM MANUAL UNIT TEST LOAD

LOAD

22

FIGURE 27

HEX PHYSICAL ADDRESS	ABSOLUTE ADDRESS	SHEET NUMBER	CLD BOX	A	B	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T	JX	PX	E.C. NUMBER	VERSION	TAPE POSITION NUMBER	WORD NUMBER	STAGGER CLASS	GATE NUMBER	DRIVER NUMBER
0200	0001000000000	QL041	AA -	1001	1000	0111	10	1010	0	11	01111	100	0	001	0111	1111	000	0001	000	0	00	0	0	254283		000	A	A	08	00
0201	0001000000001		-	0000	0010	0000	11	0000	1	01	00000	000	0	000	0000	0000	000	0000	000	0	00	0	0	254283		001	A	B	08	01
0202	0001000000010	QL011	CA -	1001	0111	0001	00	1101	1	11	00000	000	0	000	0111	1111	100	0000	000	0	10	0	0	254283		002	A	C	08	02
0203	0001000000011	QL021	GE -	0100	0111	0001	00	1000	0	00	00111	100	0	001	1111	0101	000	0101	000	0	00	0	0	254283		003	A	A	08	03
0204	00010000000100	QL011	EA -	1001	0111	0001	00	1101	1	11	00000	000	0	000	0111	1111	100	0000	000	0	10	0	0	254283		004	A	B	08	04
0205	00010000000101	QL021	LC -	1110	0000	0111	00	0000	0	00	01010	000	0	000	1111	0000	000	0101	000	1	00	0	0	254283		005	A	C	08	05
0206	00010000000110	QL011	GA -	1001	0111	0001	00	1001	0	11	00000	000	1	000	0111	1111	100	0000	110	1	10	0	0	254283		006	A	A	08	06
0207	00010000000111	QL031	CG -	1011	0001	0000	00	0001	1	00	11000	001	0	001	0011	0000	000	0110	000	1	00	0	0	254283		007	A	B	08	07
0208	00010000001000	QL011	JA -	1001	0111	0001	00	1001	1	11	00000	000	1	000	0111	1111	100	0000	110	0	10	0	0	254283		008	A	C	08	08
0209	00010000001001	QL031	EB -	1111	0000	0000	00	0000	0	00	00000	000	0	000	0111	0000	000	0111	000	0	10	0	0	254283		009	A	A	08	09
020A	00010000001010	QL011	LA -	1001	0111	0001	00	1101	0	11	00000	000	1	000	0111	1111	100	0000	110	0	10	0	0	254283		010	A	B	08	10
020B	00010000001011	QL031	CB -	1111	0000	0000	00	0000	1	00	00000	000	0	100	0010	0000	000	0111	000	0	10	0	0	254283		011	A	C	08	11
020C	00010000001100	QL011	NA -	1001	0111	0001	00	1101	0	11	00000	000	1	000	0111	1111	100	0000	110	0	10	0	0	254283		012	A	A	08	12
020D	00010000001101	QL011	NG -	1001	0001	1000	00	0011	1	00	11000	110	0	111	0000	0000	000	0010	000	0	00	0	0	254283		013	A	B	08	13
020E	00010000001110	QL031	AA -	0010	0111	0001	00	1001	1	11	00000	000	0	000	0111	1111	100	0000	000	0	10	0	0	254283		014	A	C	08	14
020F	00010000001111	QL011	LF -	1000	0000	0001	00	0000	0	11	11111	110	0	110	1110	0000	000	0100	000	0	00	0	0	254283		015	A	A	08	15
0210	0001000010000	QL031	CA -	0010	0111	0001	00	1001	1	11	00000	000	0	000	0111	1111	100	0000	000	0	10	0	0	254283		016	A	B	08	16
0211	0001000010001	QL021	EC -	0000	0001	0001	00	1000	0	00	11000	110	0	110	1110	0110	000	0100	000	0	00	0	0	254283		017	A	C	08	17
0212	0001000010010	QL031	EA -	0010	0111	0001	00	1101	0	11	00000	000	0	000	0111	1111	100	0000	000	0	10	0	0	254283		018	A	A	08	18
0213	0001000010011	QL021	CC -	1101	0001	0000	00	0000	1	00	00111	110	0	110	1110	0000	000	0100	000	1	00	0	0	254283		019	A	B	08	19
0214	0001000010100	QL031	GA -	0010	0111	0001	00	1101	0	11	00000	000	0	000	0111	1111	100	0000	000	0	10	0	0	254283		020	A	C	08	20
0215	0001000010101	QL031	AE -	1110	0001	0000	00	0000	1	00	00111	110	0	000	1011	0000	000	0100	000	1	00	0	0	254283		021	A	A	08	21
0216	0001000010110	QL031	JA -	0010	0111	0001	00	1001	1	11	00000	000	1	000	0111	1111	100	0000	110	1	10	0	0	254283		022	A	B	08	22
0217	0001000010111	QL031	CE -	1111	0000	0001	00	0010	0	00	11001	001	0	001	0011	0000	000	0100	000	1	00	0	0	254283		023	A	C	08	23
0218	0001000011000	QL031	LA -	0010	0111	0001	00	1001	0	11	00000	000	1	000	0111	1111	100	0000	110	0	10	0	0	254283		024	A	A	08	24
0219	0001000011001	QL031	JE -	1001	0001	0101	10	0000	1	00	00000	001	0	111	1011	0000	000	0100	000	0	00	0	0	254283		025	A	B	08	25
021A	0001000011010	QL031	NA -	0010	0111	0001	00	1101	1	11	00000	000	1	000	0111	1111	100	0000	110	0	10	0	0	254283		026	A	C	08	26
021B	0001000011011	QL031	GE -	1001	0000	0101	10	0001	0	00	00000	001	0	110	0111	0110	000	0100	000	0	00	0	0	254283		027	A	A	08	27
021C	0001000011100	QL031	QA -	0010	0111	0001	00	1101	1	11	00000	000	1	000	0111	1111	100	0000	110	0	10	0	0	254283		028	A	B	08	28
021D	0001000011101	QL041	CC -	1101	0000	0001	00	0001	0	01	11001	011	0	001	0000	0000	000	0000	000	1	00	0	0	254283		029	A	C	08	29
021E	0001000011110	QL041	EA -	1001	0111	0111	10	0001	0	01	00000	000	0	000	0000	0110	000	0000	000	0	00	0	0	254283		030	A	A	08	30
021F	0001000011111	QL041	CE -	1001	0001	0000	10	0000	1	01	11001	010	0	001	0000	0000	000	0000	000	0	00	0	0	254283		031	A	B	08	31

23

FIGURE 28

25 FEB 65	254283	ADDRESS LIST	UNIT. 0002
15 MAY 65	254815	DATE 15 MAY 65	MACH. 2040
		LOG 044	UNIT P.N. 5348480
		FRAME FF	PAGE P.N. 5408454
		IBM CORP.	WTC PAGE 01

Q
2
0
0
2
060




FIGURE 31

MODEL 40 SYSTEMS ENVIRONMENT RECORDING EDIT AND PRINT PROGRAM %SEREP%

--- CPU ---

R0BAR	0 05FB	EARLY CK	0	CTRL CK	0	YA STATS	0000
A REG	0 00 08	LATE CK	1	ROS ADDR CK	0	YB STATS	1000
H REG	00 05	RX PTY CK	0	ROS DATA CK	0	FUNCT REG	0 01110
C REG	J 64 02	RO PTY CK	0	B DEC CK	0	INH DUMP Y8	0
D REG	00 02	R1 PTY CK	0	C DEC CK	0	SKREW REG	0000
J REG	07	MSAD PTY CK	0	D DEC CK	0		
H REG	48	ROAR CK	0	H LOAD DEC CK	0		
P REG	00	LS RD PTY CK	0	H DES DEC CK	0		
Q REG	02	DO PTY CK	0	H INC DEC CK	0		
LS 43-INST BUF	9D	D1 PTY CK	0	J DEC CK	0	PMA	0
SPLS KEY	0000	SPLS KEY CK	0	N DEC CK	0	IMA	0
SPLS DATA	0000	SPLS DATA CK	0	P DEC CK	0	I/O	1
ALU EXT	000	STAT PTY CK	0	Q DEC CK	0	YCD	0
		P PTY CK	0	R DEC CK	0	YCI	0
		Q PTY CK	0	D/Y8 CK	0	DPI	0
MPX INTRPT	1	2-WIRE I-P CAR	0				
SC1 INTRPT	0	2-WIRE O-P CAR	0				
SC2 INTRPT	0	ALU 2-W CKS	00				
EXT INTRPT	0	EX PTY CK	0				
		SQ SEL CK	0				
		ALU FUN CK	0				
		LSAR PTY CK	0				

GP REGS 0-3	00 00 00 01	00 00 09 C1	00 00 08 E2	00 00 08 1F
GP REGS 4-7	00 00 00 00	00 00 09 EA	00 00 0F 00	00 07 00 00
GP REGS 8-B	00 00 08 24	A0 00 15 68	00 00 00 00	00 00 20 00
GP REGS C-F	00 00 00 0E	80 00 09 10	00 00 20 00	00 00 10 00
FP REGS 0-2	80 04 81 04	82 04 83 04	84 04 85 04	86 04 87 04
FP REGS 4-6	88 04 89 04	8A 04 8B 04	8C 04 8D 04	8E 04 8F 04

OLD MC PSW 00000000 40000E30

STORAGE KEYS - 32 STORAGE BLOCK KEYS PER LINE %64K%

0 0 0 0 0 0 3 3 0

--- MULTIPLEXOR CHANNEL ---

CCW ADDR	00 00 00	CCK LOG INT	0	CDA	0	SEL OUT	0	I/F PTY	1
DATA ADDR	00 00 00	UF INT	0	CCW	0	SEL IN	0	I/F TAG	0
UNIT NO	*00	END INT	0	SILI	0	ADDR OUT	0	I/O MODE	0
COUNT	00 00	PCI INT	0	SKIP	0	ADDR IN	1	CHAN DATA	0
MPX-ROAR	*0*0*00	WLR	0	PCI	0	COM OUT	0	CHAN CTRL	0
		PGM CK	0	OP CODE	000	STAT IN	0	I/F CTRL	1
		PROT CK	0	CT ZERO	0	SER OUT	0	WLR WR	0
PMA	*0	CDK	0	END	0	SER IN	0	I/F REG	0
IMA	*0	CCK	0			OP OUT	1		
CPU STATE	*0	IFCC	0			OP IN	1		
DAT	*0					SUP OUT	0		
						REQ IN	0		
						SELECT	0		
						INH SEL	1		
						UNIT UNOB	0		
						HLT I/O	0		

--- HIGH SPEED B SELECTOR CHANNEL 1 ---

S REG	0 00 00	CDA	0	PCI	0	SEL OUT	0	REIN LATE	0
T REG	00 00	CC	0	WLR	0	SEL IN	0	CH SEL LATE	0
REF CCW AD	0 00 00	SILI	0	PGM CK	0	ADDR OUT	0	TO PTY CK	0
REF ADR WR	0 00 00	SKIP	0	PROT CK	0	ADDR IN	0	T1 PTY CK	0
LS 25 WDRK	*0*00*00	CH Y3	0	CDK	0	COM OUT	0	W0 PTY CK	0
LS 21 DREG	*0*00*00	CH Y1	0	CCK	0	STAT IN	0	BUS IN CK	0
LS 20 AREG	*0*00*00	RD/WR	0	ICC	0	SER OUT	0	CCW FLGS CK	0
UNIT NO	00	RD BACK	0	CHAIN	0	SER IN	0	I/F TAG CK	0
W0	*00	LS 24 CH FLGS	00			OP OUT	1		
W1	*00	CHAIN FLAGS	00000			OP IN	0		
W2	*00	BUF CT 0	1			SUP OUT	1		
W3	*00	BUF CT 1	0			REQ IN	0		
W4	*00	BUF CT EQ	1			SELECT	0		
		CHAN SP KEY	0000			INH SEL	0		
						UNIT UNOB	0		
						HLT I/O	0		

--- HIGH SPEED B SELECTOR CHANNEL 2 ---

S REG	*0*00*00	CDA	0	PCI	0	SEL OUT	0	REIN LATE	0
T REG	*00*00	CC	0	WLR	0	SEL IN	0	CH SEL LATE	0
REF CCW AD	0 00 00	SILI	0	PGM CK	0	ADDR OUT	0	TO PTY CK	0
REF ADR WR	0 00 00	SKIP	0	PROT CK	0	ADDR IN	0	T1 PTY CK	0
LS 35 WDRK	*0*00*00	CH Y3	0	CDK	0	COM OUT	0	W0 PTY CK	0
LS 31 DREG	*0*00*00	CH Y1	0	CCK	0	STAT IN	0	BUS IN CK	0
LS 30 AREG	*0*00*00	RD/WR	0	ICC	0	SER OUT	0	CCW FLGS CK	0
UNIT NO	00	RD BACK	0	CHAIN	0	SER IN	0	I/F TAG CK	0
W0	*00	LS 34 CH FLGS	00			OP OUT	0		
W1	*00	CHAIN FLAGS	00000			OP IN	0		
W2	*00	BUF CT 0	0			SUP OUT	0		
W3	*00	BUF CT 1	0			REQ IN	0		
W4	*00	BUF CT EQ	0			SELECT	0		
		CHAN SP KEY	*0000			INH SEL	0		
						UNIT UNOB	0		
						HLT I/O	0		

*** THE MACHINE LOG EDIT IS COMPLETE - PROGRAM FINISHED

FIGURE 29




FIGURE 32




FIGURE 33




FIGURE 34





FIGURE 35




ALU SCHEMATIC

FIGURE 37

ALU Control Bits	Logical Operation	Active Control Signals										Connect Box Function (F)	Right Shift Function (G)	YC Stat Conditions	YCI or YCD Stat Conditions		
		K	L	M	N	H	J	S	W	X	Y					V	U
*p 0000	OR P + Q	K	L	M	N	H	J	S	W	X	Y	V	U	P or Q	Zero Output	No Effect on Bit 7	Not Affected
1 0001	AND P · Q	K	L	M	N	H	J	S	W	X	Y	V	U	P and Q	Zero Output	No Effect on Bit 7	Not Affected
*p 0010	DSQ P - Q (Decimal)	K	L	M	N	H	J	S	W	X	Y	V	U	Equivalent P · Q	Inverse of Q	YC Off Gives Carry to Bit 7	Set if No Carry Bit 0
*p 0011	SUQ P - Q (Binary)	K	L	M	N	H	J	S	W	X	Y	V	U	Equivalent P · Q	Inverse of Q	YC Off Gives Carry to Bit 7	Set if No Carry Bit 0
*p 0100	P	K	L	M	N	H	J	S	W	X	Y	V	U	Pass P	Zero Output	No Effect on Bit 7	Not Affected
*p 0101	AND P · Q	K	L	M	N	H	J	S	W	X	Y	V	U	P and Q	Zero Output	No Effect on Bit 7	Not Affected
P 0110	DSP Q - P (Decimal)	K	L	M	N	H	J	S	W	X	Y	V	U	Equivalent P · Q	Q	YC Off Gives Carry to Bit 7	Set if No Carry Bit 0
7 0111	SUP Q - P (Binary)	K	L	M	N	H	J	S	W	X	Y	V	U	Equivalent P · Q	Q	YC Off Gives Carry to Bit 7	Set if No Carry Bit 0
8 1000	PNQ P · Q	L	M	N	H	J	S	W	X	Y	V	U	U	P · Q	Zero Output	No Effect on Bit 7	Not Affected
P 1001	Q	K	L	M	N	H	J	S	W	X	Y	V	U	Pass P	Zero Output	No Effect on Bit 7	Not Affected
P 1010	XOR Exclusive OR (P · Q)	L	M	N	H	J	S	W	X	Y	V	U	U	P · Q Exclusive OR	Zero Output	No Effect on Bit 7	Not Affected
1011	QNP P · Q	M	N	H	J	S	W	X	Y	V	U	U	U	P · Q	Zero Output	No Effect on Bit 7	Not Affected
1100	RSHP 1 Bit Rt Shift of Q													F · Q	Zero Output	No Effect on Bit 7	Not Affected
13 1101	LSH 1 Bit Left Shift of Q													Q Shifted Two Positions Rt	Q	YC On Gives Carry to Bit 7	Set if There is Carry Bit 0
14 1110	P + Q (Decimal)	L	M	N	H	J	S	W	X	Y	V	U	U	Zero Output	Q	YC On Gives Carry to Bit 7	Set if There is Carry Bit 0
*p 1111	ADD P + Q (Binary)	L	M	N	H	J	S	W	X	Y	V	U	U	P + Q Exclusive OR	Q	YC On Gives Carry to Bit 7	Set if There is Carry Bit 0

* Direct Function
/ Gives Function Check

FIGURE 36



Control S : Active for Subtract Ops
Control V : Active for Arithmetic and Shift Ops

ALU Carry Latches

FIGURE 39




FIGURE 38

ALU Work Sheet

$$C_n = (\bar{F}_n \cdot G_n) + (F_n \cdot C_{n+1})$$

ALU




FIGURE 40





FIGURE 41



* SUPPRESSED WHEN T CLOCK STOPS AT T1 WITH INHIBIT Q CHANGE

FIGURE 42




FIGURE 43

NORMAL ADDRESSING DECODING - BUMP LATCH-OFF





Figure 44


Figure 45



MAIN STORAGE CONTROL AND TIMING CIRCUITS

Bump Bit P } From Sheet 2
 Not Bump Bit Q }
 Address Decode Bits R } To Sheet 2

A
B
C
D
E



MAIN STORAGE CONTROL AND TIMING CIRCUITS

33

Figure 46

P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

D Reg In 2040
Data Bus

3	2	1	0
8	4	2	1

X Gate Decode

10	9	8	7
8	4	2	1

Y Gate Decode Selection

SAB	15	13
0	0	0
1	0	1
2	1	0
3	1	1

Bump Decode Selection

SAB	15	14	6
A	0	0	0
B	0	0	1
C	0	1	0
D	0	1	1

Z Sense Segment Selection

SAB	14	6
A	0	0
B	0	1
C	1	0
D	1	1

Strobe-Segment Selection

STORAGE PROJECT TIMING DIAGRAM





Figure 47



35
Figure 48

--- CPU ---

ROBAR	1 08C7	EARLY CK	1	CTRL CK	0	YA STATS	0000
A REG	0 36 A8	LATE CK	0	ROS ADDR CK	0	YB STATS	0000
B REG	10 60	RX PTY CK	0	ROS DATA CK	0	FUNCT REG	1 10010
C REG	0 00 19	RO PTY CK	0	B DEC CK	0	INH DUMP Y8	0
D REG	1A 16	R1 PTY CK	0	C DEC CK	0	SKEW REG	0010
J REG	44	MSAD PTY CK	0	D DEC CK	0		
H REG	EC	ROAR CK	0	H LOAD DEC CK	0		
P REG	00	LS RD PTY CK	0	H DES DEC CK	0		
Q REG	*21	DO PTY CK	0	H INC DEC CK	0		
LS 43-INST BUF	1A	D1 PTY CK	0	J DEC CK	0	PMA	0
SPLS KEY	0000	SPLS KEY CK	0	N DEC CK	0	IMA	0
SPLS DATA	0011	SPLS DATA CK	0	P DEC CK	0	I/O	0
ALU EXT	000	STAT PTY CK	0	Q DEC CK	0	YCD	0
		P PTY CK	0	R DEC CK	0	YCI	0
		Q PTY CK	1	D/Y8 CK	0	DPI	0
MPX INTRPT	0	2-WIRE I-P CAR	0				
SC1 INTRPT	0	2-WIRE O-P CAR	0				
SC2 INTRPT	0	ALU 2-W CKS	00				
EXT INTRPT	0	EX PTY CK	0				
		SQ SEL CK	0				
		ALU FUN CK	0				
		LSAR PTY CK	0				

GP REGS 0-3	00 00 00 00	00 00 05 0A	00 00 20 00	00 00 30 00
GP REGS 4-7	00 00 40 00	40 00 24 4C	00 00 00 19	00 00 04 F0
GP REGS 8-B	00 00 00 80	00 00 79 80	02 C5 D5 C4	00 00 00 02
GP REGS C-F	45 30 00 00	04 00 00 00	00 00 48 A6	00 00 1F 00
FP REGS 0-2	41 81 81 81	81 81 81 81	4E 10 10 10	10 0F DF DE
FP REGS 4-6	41 11 22 22	33 33 11 11	AC 0F FF FF	FF FF FF FF

OLD MC PSW 00040000 400036AA

Figure 49

```
//SEREP JOB NAME, NUMBER, MSGLEVEL=1
//ONLYSTEP EXEC PGM=IFCEREPO, PARM=, , , , N,
//SERLOG DD DSN=SYS1.LOGREC, DISP=OLD
//SEREP DD SYSOUT=A
// START RDR,00C ONLYSTEP
IEF236I ALLOC. FOR SEREP
IEF237I SERLOG ON 190
```

OUTBOARD DATA EDITING AND PRINTING SECTION

```
MODEL-UNIVERSAL
--- RECORD ENTRY SOURCE - OBR --- TYPE - OUTBOARD
CHANNEL/UNIT ADDRESS 0182 DEVICE TYPE 2400
PROGRAM IDENTITY IEBGENER C9C5C2C7 C5D5C5D9 VOLUME LABEL /00770
DATE - 040 67 DAY YEAR HH MM SS TH TIME - 15 09 46.84
FIRST CCW 02 02CDF0 00 00 0050 CC DA FL CT
FAILING CCW 27 000000 60 00 0005 K CA US CS CT
CSW 00 001280 26 00 0006

UNIT STATUS CHANNEL STATUS
ATTENTION 0 PRGM-CTLD IRPT 0
STATUS MODIFIER 0 INCORRECT LENGTH 0
CONTROL UNIT END 1 PROGRAM CHECK 0
BUSY 0 PROTECTION CHECK 0
CHANNEL END 0 CHAN DATA CHECK 0
DEVICE END 1 CHAN CTL CHECK 0
UNIT CHECK 1 I/F CTL CHECK 0
UNIT EXCEPTION 0 CHAINING CHECK 0

SENSE BYTE DATA
BYTE 0 BYTE 1 BYTE 2 BYTE 3 BYTE 4 BYTE 5
0000000 01001000 00000011 00000010 00000000 00000000
```

Figure 50

-- ENVIRONMENT RECORD EDITING AND PRINTING PROGRAM --

STATISTICAL DATA EDITING AND PRINTING SECTION

MODEL-UNIVERSAL

--- RECORD ENTRY SOURCE - SDR --- TYPE - STATISTICAL DATA
CHANNEL/UNIT ADDRESS 000C DEVICE TYPE 2540
TEMPY RDS 00001 TEMPY WRT 00000
INTRVN REQD 00030 BUS OUT CHK 00000
EQUIP CHK 00000

MODEL-UNIVERSAL

--- RECORD ENTRY SOURCE - SDR --- TYPE - STATISTICAL DATA
CHANNEL/UNIT ADDRESS 000E DEVICE TYPE 1403
TEMPY RDS 00000 TEMPY WRT 00000
INTRVN REQD 00030 BUS OUT CHK 00000
EQUIP CHK 00000 UNUSL CMND 00000

MODEL-UNIVERSAL

--- RECORD ENTRY SOURCE - SDR --- TYPE - STATISTICAL DATA
CHANNEL/UNIT ADDRESS 0182 DEVICE TYPE 2400
TEMPY RDS 00003 TEMPY WRT 00001
INTRVN REQD 00011 BUS OUT CHK 00000
EQUIP CHK 00001 OVERRUN 00000
WD CT 0 00000 DATA CONV CHK 00000
R/W VRC 00002 LRCR 00002
SKEW 00000 CRC 00003
SKEW REG VRC 00001 NOISE 00001

Figure 51

MALFUNCTION ANALYSIS PROCEDURE - MAPS

BASIC HINTS FOR THE CE

1. The philosophy behind MAPS is basically to guide the CE and to minimize wrong conclusions
2. Analyse the console display carefully. Do not start logic page analysis until you are satisfied that the information provided by the indicators has been fully utilized
3. Locate the source check. This is particularly important in the case of channel checks
4. Some checks are more explicit than others. Always establish the amount of hardware funneled into a check by means of the appropriate ECAD. The amount of hardware involved will influence the procedure adopted to pinpoint the fault, i. e. in certain cases you can go straight to the card (s) involved
5. Switch on your scope at the beginning of the card-changing activity
6. Where possible change cards in preference to scoping since this process of elimination is far less susceptible to misleading conclusions
7. Always look for some common relationship between fault symptoms




FIGURE 901. INTERPRET ERRORS (SHEET 1 OF 2)




FIGURE 901. INTERPRET ERRORS (SHEET 2 OF 2)




FIGURE 906. CONTROL CHECK

From Fig 901
Sheet 1 or 2




FIGURE 907. EARLY CHECK





FIGURE 908. LATE CHECK


All 1's Test Word Address= 020
All 0's Test Word Address= 010

- (a) ROS Error Suspected or Machine Stop with some ROS Check Lights On
- (b) Note Check Lights, Note ROBAR Address and Control Word Contents
- (c) Test all Check Lights to Prevent false deductions
- (d) Check System Power Supplies -3, -3 +6, volts + 4%
Check drive current


Do Not Adjust at this Point



LAYOUT 6K TROS (CARD SIDE)



Board 02A2



The shaded positions are used for cable connections.

Note 1: Numbers in parentheses refer to Map Chart Reference Notes, on Sheet 3.




FIGURE 911. READ ONLY STORAGE (SHEET 1 OF 3)




FIGURE 911. READ ONLY STORAGE (SHEET 2 OF 3)

- a) b) c) On entering the ROS MAP, the machine status, checks and supplies are noted before branching at 1. The presence of ROS drive current indicated by the CPU meter shows that drive current is available but does not necessarily mean that drive current is passing through the drive lines.
- 1 a) The first branch is taken on the test for no 1's or incorrect word pattern. If no 1's, an attempt is made in the following tests to obtain some output, using the test word for all 1's if necessary, to prove the supplies, timing and sense circuits etc.
- 2 If some or all 1's out are obtained at branch 2 test, selecting the error address and inverting bits 0 through 5 will retain the gate of the error word out will select a different driver and driver decoder bits.
- 3 a) Some 1's out at test 3 indicates a probable driver or driver decoder fault and tests 4, 5, and 6 are concerned with isolating such failures. Another possibility is an open circuit diode which is isolated by tests 6 and 7. Inverting bit 7 of the error address will retain the error word driver but will select a different gate in the same module.
- 4
5
6
7
- 4 b) No 1's out at test 4 could indicate a fault in the tens driver decoder (address bits 6, 7, and 8). As the driver supply runs parallel to the decoded tens lines, it could also be a supply failure. The possible decoder error should be eliminated first.
- 3 b) No 1's out at test 3 suggests a gate, a gate decoder, or a gate strobe failure. The various possibilities are isolated by tests 8, 9, and 10. Changing address bits 6 and 7 retains the original driver but changes the gates within the same module.
- 2 b) If no 1's out are obtained at test 2, a similar series of tests to those listed above are conducted in tests 11 through 18, using the all 1's test word as the error word.
- 11 through
18
- 16 b) The interchange of gate strobe cards at 16 b) is only possible if both frames of ROS are used. If only one frame is used, a card change is made at 17 b).
- 17 b)
- 1 b) If incorrect word patterns are obtained at test 1, the two diagnostic test words should be selected and the resulting outputs observed for a repeatable error pattern. Due to the packaging of the logic circuitry, this may give a clue to the faulty area as at branches 20 a), b), and c).
- 21 One particular bit in error is isolated by the interchange of cards and tests 21 and 22.
- 22
- 24 Random error patterns from the error word or all 1's test word are, as far as possible, isolated by the removal or interchange of card at tests 24, 25, and 26.
- 25
26
- 27 If the above tests do not affect the random error pattern, further tests are made to isolate the failing module. Drivers adjacent to the error drive should not be used in test 28, as a drive short would most likely be to an adjacent line.
- 28
- 28 b) The error module is isolated by removal of the I/O connectors in branch 28 b) and the module checked for shorts at test 29.
- 29
- 28 a) If throughout the tests branch 28 a) is reached without a correct pattern being obtained, a short-circuit diode should be suspected.
- 23 b) Correct word patterns from the test words but one bit in error from the error word as in branch 23 suggest a sense circuit failure. The failing area can be isolated by test 30 and branches 30 a) and 30 b). Selecting a word in an adjacent module (i.e., on the same frame) with a 1 in the error position indicates a common fault (e.g., bus line) if there is no 1 out.
- 30

FIGURE 911. READ ONLY STORAGE (SHEET 3 OF 3)





FIGURE 912. LOCAL STORAGE



Read/Write Driver or Gate Fault Chart


KEY	DIM	Main Storage Address Bits Common to All Error Addresses																Card Location	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CPU	X					X	X												01A-D1L5
	Y	X	X																D1J5
MPX	X												X	X					D1L2
	Y		X	X															D1L5
								X											D1J5
																			D1L2
																			D1J2

LU211 to LU511

FIGURE 913. STORAGE PROTECT MAP

Segment Chart

Main Storage Address Bits			Segment for which the inhibit drivers are allowed to be activated	
15	14	6		
0	0	0	A	Array 1
0	0	1	B	
0	1	0	C	
0	1	1	D	
1	0	0	A'	Array 2
1	0	1	B'	
1	1	0	C'	
1	1	1	D'	



Sense Amp and Inhibit Driver Fault Charts (Refer to ALD's MF010-MF060)

Data Bits	Array 1 - Segments			
	A	B	C	D
0, 1, 2, 3	B1L2	B1L4	B1K2	B1K4
4, 5, 6, 7	B1J2	B1H4	B1H2	B1G4
8, 9, 10, 11	B1G2	B1F4	B1F2	B1E4
12, 13, 14, 15	B1E2	B1D4	B1D2	B1C4
16, 17	B1B2	B1B4	A1M2	A1M4

Data Bits	Array 2 - Segments			
	A	B	C	D
0, 1	B1B2	B1B4	A1M2	A1M4
2, 3, 4, 5	A1L2	A1L4	A1K2	A1K4
6, 7, 8, 9	A1H2	A1J4	A1G2	A1H4
10, 11, 12, 13	A1F2	A1G4	A1E2	A1F4
14, 15, 16, 17	A1D2	A1D4	A1C2	A1C4

Final Amplifier Fault Chart		
Data Bits	Card	Prime Card
0-8	01A-B1J4	01A-A1J2
9-17	01A-B1C2	01A-A1E4

ALD's MC031 through MC084

FIGURE 914. 64K MAIN STORAGE MAP (SHEET 1 OF 2)




FIGURE 914. 64K MAIN STORAGE MAP (SHEET 2 OF 2)




FIGURE 915. MULTIPLEX CHANNEL MAP

Can be Caused by:
 1. Failure to Reset First Tag Raised
 2. Wrong Micro-program operation which Gives 2 Out Tags without waiting for In Tags




FIGURE 916. SELECTOR CHANNEL




FIGURE 917. MID-PAC POWER SUPPLY




FIGURE 918. 2.5 KC HF POWER SUPPLY

CONTROL FIELD CHARTS

5420053

ROS CONTROL FIELD CHARTS

FIG 964

(FOR USE WITH THE FORTY STANDARD SYMBOLIC LANGUAGE: FOSSL)

MASTER


CAS TO ALD LINK

ALL FOSSL MICRO-ORDERS ARE LISTED WITH SIGNAL NAME AND ALD SHEET NUMBER IN THE CE ROS FIELD CHARTS, CLASSIFIED BY FIELD. TO AVOID SEARCHING THROUGH THE COMPLETE LIST FOR AN UNFAMILIAR MICRO-ORDER AND HARDWARE REFERENCE A LINKING DIAGRAM IS GIVEN BELOW.

THE LINK BOX CORRESPONDS LINE FOR LINE WITH CAS BOXES BUT INDICATES THE ROS FIELD PRODUCING EACH CAS STATEMENT AND IN MOST CASES THE ORDER IN WHICH THEY APPEAR.

THUS IF AN ARITHMETIC FUNCTION IS SUSPECTED, THE LINK BOX IN THE CORRESPONDING LINE SHOWS G IN THE ARITHMETIC FUNCTION POSITION PERMITTING IMMEDIATE REFERENCE TO CG FIELD IN THE ROS CONTROL FIELD CHART WHICH GIVES AN ALD SHEET, SIGNAL NAME, CONDITIONS AND OTHER HARDWARE REFERENCES.

LOCATION OF ROS FIELDS CAUSING CAS STATEMENTS



LETTERS IN THE BOX ARE ROS FIELDS
EDGE CHARACTERS ARE OMITTED FOR CLARITY

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.	5420053	
NAME	FIGURE 964			20OCT65	255356						
CAS TO ALD LINK (FOSSL)											
DESIGN	GDL	7OCT65	MODEL								
DETAIL											
CHECK	NCD	11OCT65	DRAW	GT	21SEP65						
APPRO	WRR	11OCT65	CHECK								
									FIG 964		

CA FIELD		ROS BITS 0 - 3	PART OF NEXT ROS WORD ADDRESS UNDER CB AND CD FIELD CONTROL (ROS ADDRESS IS SHOWN UNDER CD FIELD)		SENSE LATCHES EB181 A - FIELD ENTRY RX051
EDGE CHAR.	MICRO - ORDER	BITS	DEC. ORDER	FUNCTION	ALD
NOT APPLICABLE		XXXX		CA ROAR PSN 5 - 2 WHEN CB = 0 - 13 AND CD = NOT 2 CA ROAR PSN 9 - 6 WHEN CB = 0 - 13 AND CD = 2, OR CB = 15 CA NOT USED WHEN CB = 14	RX091 RX011 -

CB FIELD		ROS BITS 4 - 7	FORMS PSN1 OF NEXT ROS ADDRESS BY TESTING SPECIFIED CONDITIONS WITH CD = 0 OR 2 IN CPU OR I-O STATE. (ROS ADDRESS IS SHOWN UNDER CD FIELD). ISSUE SPECIAL CONTROLS WHEN CD = 1 OR 3 CPU STATE, CD FIELD = 0 OR 2		
EDGE CHAR.	MICRO - ORDER	BITS	DEC. ORDER	FUNCTION - BRANCH CONDITION	ALD
R	0	0000	CB0	NO OUTPUT (ROAR PSN 1 IS RESET TO 0)	DR751
R	1	0001	CB1	SET PSN1 OF ROAR TO 1	DR751
R	YCD	0010	CB2	DIRECT CARRY	RX111
R	L2#0	0011	CB3	LSAR PSN6 OR 7 NON ZERO (TEST AT T2 DEL. SAME CYCLE)	DR751
R	ALU#0	0100	CB4	ALU OUTPUT NON ZERO (TEST AT T2 DEL. SAME CYCLE)	RX111
R	Y0	0101	CB5	STORAGE PROTECT PRIMER STAT = 1	DR751
R	Y2	0110	CB6	CONDITION REGISTER PSN0 = 1	DR751
R	Y4	0111	CB7	GENERAL - PURPOSE STAT Y4 = 1 (NOT REINT OR ROSCAR IN CONTROL)	DR751
R	YCH3			(REINT OR ROSCAR IN CONTROL) CHANNEL GENERAL STAT YCH3	GE571 ME571
R	Y6	1000	CB8	GENERAL - PURPOSE STAT Y6 = 1 (NOT REINT OR ROSCAR IN CONTROL)	DR751
R	S1 (7)			(REINT OR ROSCAR IN CONTROL) BIT 7 OF S - REGISTER	GE571 ME571
R	FXPT0	1001	CB9	FIXED POINT OVERFLOW (TEST AT T2 DEL. SAME CYCLE)	RX111
R	ALU7	1010	CB10	ALU OUTPUT PSN7 = 1 (TEST AT T2 DEL. SAME CYCLE)	DR751
R	IZT	1011	CB11	INTEGRATING ZERO TEST	DR751
R	CBY			(REINT OR ROSCAR IN CONTROL) CHAINING BOUNDARY IN BUFFER (OUTPUT OPS)	GE571 ME571
R	IDQ	1100	CB12	INVALID DECIMAL DIGIT ON ALU ENTRY Q	DR751
R	ASCII	1101	CB13	ASCII STAT	DR751
R	MINUS	1110	CB14	Q BUS PSN4 - 7 = 11 OR 13	DR751
R	PNS	1111	CB15	SPECIAL CONTROL FOR FUNCTION BRANCH (SEE CD FIELD)	RX011

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 965	20OCT65	255356			X PRINT TO ENG. SPEC. NO. 893291	5420054
DESIGN	FIELD CA, CB (FOSSL)						
DESIGN	GDL 70C65 MODEL						
DETAIL							
CHECK	NCD 110C65	DRAW	QT 21SEP65				
APPRO	WRR 110C65	CHECK					FIG 965

MASTER

CB FIELD

1-O STATE, CD FIELD = 0 OR 2

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION - BRANCH CONDITION	ALD
R	0	0000	CB0	NO OUTPUT (ROAR PSN 1 IS RESET TO 0)	DR571
R	1	0001	CB1	SET PSN 1 OF ROAR TO 1	DR571
R	YCD	0010	CB2	DIRECT CARRY	RX111
R	ADR-1	0011	CB3	ADDRESS IN LATCH GATED BY Y2, Y3	FL001
R	ALU ≠ 0	0100	CB4	ALU OUTPUT NON ZERO (TEST AT T2 DEL. SAME CYCLE)	RX111
R	BU < 2	0101	CB5	SEL, CHAN - LESS THAN 2 BYTES	
R	HALT	0110	CB6	MANUAL STOP LATCH	FL001
R	Y4	0111	CB7	(NOT REINT OR ROSCAR IN CONTROL) GEN. STAT Y4 = 1	DR571
R	YCH3			(REINT OR ROSCAR IN CONTROL) CHANNEL GEN. STAT Y3 = 1	GE571 HE571
R	Y6	1000	CB8	(NOT REINT OR ROSCAR IN CONTROL) GEN. STAT Y6 = 1	DR751
R	SI (7)			(REINT OR ROSCAR IN CONTROL) LS BIT OF S REGISTER	GE571 HE571
R	LOAD	1001	CB9	LOAD BUTTON (CONSOLE)	FL001
R	ALU7	1010	CB10	ALU OUTPUT BIT 7 (TEST AT T2 DEL. SAME CYCLE)	DR751
R	SVC-1	1011	CB11	(NOT REINT OR ROSCAR IN CONTROL) SERVICE IN AND NOT COMMAND OUT OR SERVICE OUT	FL001
R	CBY			(REINT OR ROSCAR IN CONTROL) CHAINING BOUNDARY IN BUFFER (OUTPUT OPS)	GE571 HE571
R	SOOCO	1100	CB12	SERVICE OUT OR COMMAND OUT	FL001
		1101	CB13	NOT USED (CPU ONLY)	
		1110	CB14	NOT USED (CPU ONLY)	
R	FNB	1111	CB15	SPECIAL CONTROL FOR FUNCTION BRANCH	RX011

CB FIELD

CD = 1

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION - BRANCH CONDITION	ALD		
					MPX	SC1	SC2
R	ADR-O	0000	CB0	SET ADDRESS OUT	FB001	GG511	HG511
R	CMD-O	0001	CB1	SET COMMAND OUT	FB001	GG523	HG523
R	SVC-O	0010	CB2	SET SERVICE OUT	FB011	GG524	HG524
R	SEL	0011	CB3	SET SELECT LOGIC TO STOP INTERFACE SEQUENCE	FB031	GG511	
R	ISO	0100	CB4	INHIBIT SELECT OUT	FB031	GG512	HG512
R	I → IR	0101	CB5	SET INTERRUPT REQUEST	FB021	GF503	HF503
R	O → IR	0110	CB6	RESET INTERRUPT REQUEST	FB021	GF503	HF503
R	CL - CH	0111	CB7	CLEAR CHANNEL	FK051	GE571	HE571
R	OP - O	1000	CB8	RESET OPERATIONAL OUT	FB021	GG513	HG513
R		1001	CB9	UNUSED			
R	KCC	1010	CB10	SET INTERFACE CONTROL CHECK; FORCE ERROR STAT Y12 AND FORCE LOG-OUT	KC081	GG543	HG543
R	REINT	1011	CB11	REINTERPRET CONDITIONS AS SHOWN IN CB, CC, CL AND CM FIELDS. REMAINS EFFECTIVE UNTIL RESTORE (REST) IS CALLED		GE571	HE571
R	DUMP	1100	CB12	TURN ON DUMP CONTROL WHEN STAT Y10 = 1	FJ021		
R	HIO	1101	CB13	HALT DEVICE ON INTERFACE	FB021	GG531	HG531
R		1110	CB14	UNUSED			
R	FNB	1111	CB15	SPECIAL CONTROL FOR FUNCTION BRANCH	RX011	RX011	RX011

THE B CONDITION IS SET TO ZERO WHENEVER CB = 0-14 AND CD = 1 OR 2 (EXCEPT UNDUMP)

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 966	20OCT65	255356			X PRINT TO ENL. SPEC. NO. 895291	
DESIGN	GDL 70CT65	MODEL					
CHECK	NCD 11OCT65	DRAW	QT 20SEP65				
APPRO	WRR 11OCT65	CHECK					

FIG 966

MASTER

5420056

CB FIELD

CD = 3, CPU AND MPX AND SC

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION-SPECIAL CONTROLS	ALD		
					CPU/MPX	SC1	SC2
R	STAN	0000	CB0	SC CHANNEL ANALYSE STATUS, FORCE 4-WAY BRANCH ON RESULT		GE591	HE591
R	DC-IN	0001	CB1	TIMING LINE IN FOR DIRECT DATA ACCEPT	JA114		
R	LOG	0010	CB2	START LOG-OUT	KC081		
R	SSM	0011	CB3	SET EXTERNAL MASK WITH ALU BIT 7 WITH BIT 1 FOR CHANNEL 1 AND BIT 2 FOR CHANNEL 2	KM131	GE591	HE591
R	SWEA	0100	CB4	SET ASCII, WAIT AND ENABLE WITH ALU BITS 4, 5 AND 6	KH171		
R	STPC1	0101	CB5	STOP T CLOCK	KC081		
R	MANUAL	0110	CB6	DEFINE NORMAL STOP LOOP	KH161		
R	0-SLO	0111	CB7	RESET SELECT OUT GATED BY Y2, Y3		GG511	HG511
R	EDIT	1000	CB8	IF Q BUS = 001000XY SET NEXT ROS ADDRESS BIT 1 AND 0 TO XY	RX112		
R	SMSC	1001	CB9	IF Q BUS ≠ 001000XY SET NEXT ROS ADDRESS BIT 1 AND 0 TO 11	RX112		
R	DAT	1010	CB10	SET 1401 EMULATOR SELECTOR CHANNEL LATCH (Y2, Y3 GATED)	RX003		
R		1011	CB11	ENABLE/DISABLE DEC. ADDRESS TRANSLATOR (1401 EMULATOR)	RX003		
R		1100	CB12	UNUSED	-		
R		1101	CB13	UNUSED	-		
R	SUP-O	1110	CB14	SET SUPPRESS OUT GATED BY Y2, Y3		GG512	HG512
R	UNDUMP	1110	CB14	RESTORE ROAR FOR NEXT CYCLE	RX011		
R	FNB	1111	CB15	FUNCTION BRANCH	RX011		

THE B CONDITION IS SET TO ZERO WHENEVER CB = 0-14 AND CD = 1 OR 3 (EXCEPT UNDUMP)

CC FIELD

ROS BITS 0-11

CPU STATE

SENSE LATCHES E8201
DECODER DR111
DECODER CHECK DS011

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION-CONDITION ANDED WITH CPU/I-O STATES TO FORM ROS NEXT ADDRESS BIT 0	ALD	
R	0	0000	CC0	NO OUTPUT (ROAR PSN0 IS RESET TO ZERO)		
R	1	0001	CC1	SET PSN0 OF ROAR TO 1		DR752
R	YCD	0010	CC2	DIRECT CARRY		DR752
R	L4 ≠ 0	0011	CC3	LSAR PSN4, 5, 6 OR 7 NON-ZERO (TEST AT T2 DEL. SAME CYCLE)		DR752
R	ALU ≠ 0	0100	CC4	ALU OUTPUT NON ZERO (TEST AT T2 DEL. SAME CYCLE)		RX113
R	Y1	0101	CC5	MPX STORE ADDRESS STAT Y1 = 1		DR752
R	Y3	0110	CC6	CONDITION REGISTER PSN 1 = 1		DR752
R	Y5	0111	CC7	GENERAL - PURPOSE STAT Y5 = 1		DR752
R	YCHI			(REINTERPRET OR ROSCAR IN CONTROL)		GE571
R	Y7	1000	CC8	GENERAL - PURPOSE CHANNEL STAT YCHI		DR752
R	CH = WR			(REINTERPRET OR ROSCAR IN CONTROL)		GE571
R	ALU6	1001	CC9	CHANNEL COMMAND WRITE CHANNEL READ/WRITE STAT = 1		RX111
R	ALU0	1010	CC10	ALU OUTPUT PSN6 = 1 (TEST AT T2 DEL. SAME CYCLE)		RX111
R	CDA			(REINTERPRET OR ROSCAR IN CONTROL)		GE571
R	Q0 ≠ 0	1011	CC11	DATA CHAINING INDICATOR		DR752
R	PR11	1100	CC12	Q BUS PSN0-3 NON ZERO (TEST AT T2 DEL. SAME CYCLE)		DR752
R	YCI	1101	CC13	PROGRAM INTERRUPT		RX111
R	SAT	1110	CC14	INDIRECT CARRY		DR752
R	QPTY	1111	CC15	INVALID STORAGE (MEMORY) ADDRESS (IMA) OR PROTECTED STORAGE (MEMORY) VIOLATION (PMA, YM)		DR752
R				TEST Q BUS FOR BAD PARITY (TEST AT T2 DEL. SAME CYCLE)		DR752

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 967			20OCT65	255356			NOTE X PRINT TO ENG. SPEC. NO. 895291	5420056
DESIGN	FIELD CB, CC (FOSSL)								
DETAIL	GDL 10OCT65								
CHECK	WCD	11OCT65	DRAW	QT	20SEP65				
APPRO	WRR	11OCT65	CHECK					FIG 967	

MASTER

CC FIELD

I - O STATE

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION - CONDITION ANDED WITH CPU/I-O STATES TO FORM ROS NEXT ADDRESS BIT 0	ALD		
					MPX	SC1	SC2
R	0	0000	CC0	NO OUTPUT (ROAR PSNO IS RESET TO ZERO)	-	-	-
R	1	0001	CC1	SET PSNO OF ROAR TO 1	DR752	DR752	DR752
R	YCD	0010	CC2	DIRECT CARRY	DR752	DR752	DR752
R	IR	0011	CC3	TEST INTERRUPT REQUEST LATCH (GATED BY Y2, Y3)	FL011	GE571	GE571
R	ALU ≠ 0	0100	CC4	ALU OUTPUT NON ZERO (TEST AT T2 DEL. SAME CYCLE)	RX113	RX113	RX113
R	DU/IF	0101	CC5	UNIT UNOBTAINABLE OR I - F FREE (GATED BY Y2, Y3)	FL011	GE571	HE571
R	MSC	0110	CC6	IS 1401 EMULATOR LATCH = 1			
R	Y3	0111	CC7	GENERAL - PURPOSE STAT Y3 = 1 (NOT REINT OR ROSCAR IN CONTROL)	DR572		
R	YCH1			SELECTOR CHANNEL GENERAL - PURPOSE STAT Y1 (REINT CALLED OR ROSCAR IN CONTROL)		GE571	HE571
R	Y7	1000	CC8	GENERAL - PURPOSE STAT Y7 = 1 (NOT REINT OR ROSCAR IN CONTROL)	DR752		
R	CH = WR			SELECTOR CHANNEL READ - WRITE STAT; WRITE = 1 (REINT CALLED OR ROSCAR IN CONTROL)		GE571	HE571
R	HLD ≠ 1	1001	CC9	SET DIRECT CONTROL ACCEPT REGISTER ON ABSENCE OF HOLD LINE	FL011		
R	CDA	1010	CC10	SELECTOR CHANNEL DATA CHAINING INDICATOR (CDA FLAG AND CNT. = 0 AND NOT CHAINING BOUNDARY)		GE571	HE571
R	STA = 1	1011	CC11	STATUS IN GATED BY Y2, Y3	FL011		
R		1100	CC12	NOT USED (CPU STATE ONLY)			
R	BU < 1	1101	CC13	SELECTOR CHANNEL BUFFER EMPTY (GATED BY Y2, Y3)		GE531	HG531
R	SAT	1110	CC14	INVALID STORAGE ADDRESS (IMA) OR PROTECTED STORAGE VIOLATION (PMA, YM)	DR752		
R	OP = 1	1111	CC15	(MX) OPERATIONAL IN AND NO (STATUS IN OR ADDRESS IN) GATED BY Y2, Y3	FL011		

CD FIELD

ROS BITS 12,13

ROS ADDRESS CONTROL, CB FIELD INTERPRETATION

SENSE LATCHES EB211
CTRL LATCH & DEC DR131
DECODER CHECK DS011

CONDITIONS

SOURCE OF ROS ADDRESS BITS

CONDITIONS	11	10	9	8	7	6	5	4	3	2	1	0
CD = XX CB = 15	D0	D1	A0	A1	A2	A3	0	Q0	Q1	Q2	Q3	
CD = 0 AND CB = 0-14	X0	X1	X2	X3	X4	X5	A0	A1	A2	A3	B COND	C COND
CD = 2 AND CB = 0-14	X0	X1	A0	A1	A2	A3	X6	X7	X8	X9	B COND	C COND
CD = 1 AND CB = 0-14	X0	X1	X2	X3	X4	X5	A0	A1	A2	A3	0	C COND
CD = 3 AND CB = 0-13	X0	X1	X2	X3	X4	X5	A0	A1	A2	A3	0	C COND
CD = 3 AND CB = 14	UNDUMP (RESTORE INTERRUPTED CPU ROS ADDRESS INTO ROAR)											

X BITS ARE UNCHANGED FROM LAST ROS ADDRESS
D BITS ARE FROM ROS CD FIELD
A BITS ARE FROM ROS CA FIELD
Q BITS ARE FROM Q BUS

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 968			20OCT65	255356			X PRINT TO ENG. SPEC. NO. 895291	5420057
DESIGN	FIELD CC, CD (FOSSL)								
DETAIL	GDL	70CT65	MODEL						
CHECK	NCD	11OCT65	DRAW	GT	ROSEP65				
APPRO	WRR	11OCT65	CHECK						
									FIG 968

MASTER

CE FIELD		ROS BITS 14-17		EMIT FIELD	SENSE LATCHES EB211 CONTROL LATCH DR171	
EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - PROVIDE 4 BIT BINARY PATTERNS FOR CONTROL		ALD
E	0000	0000	CE0	1. DATA SOURCE FOR LOCAL STORAGE ADDRESS FORMATION CONTROLLED BY CH FIELD	RLXXX	
E	0001	0001	CE1			
E	0010	0010	CE2	2. DATA SOURCE FOR SET OR RESET OF STATS CONTROLLED BY CN FIELD, SC ONLY; BIT 2 SETS BUT CANNOT RESET PROGRAM CHECK	RYXXX	
E	0011	0011	CE3			
E	0100	0100	CE4			
E	0101	0101	CE5			
E	0110	0110	CE6	3. DATA SOURCE FOR SETTING THE ALU FUNCTION REGISTER CONTROLLED BY CN = 15	RPXXX	
E	0111	0111	CE7			
E	1000	1000	CE8			
E	1001	1001	CE9	4. DATA SOURCE FOR ALU P OR Q INPUTS CONTROLLED BY CP OR CQ FIELD	RPXXX RQXXX	
E	1010	1010	CE10			
E	1011	1011	CE11			
E	1100	1100	CE12			
E	1101	1101	CE13			
E	1110	1110	CE14			
E	1111	1111	CE15			

CF FIELD		ROS BIT 18		SENSE LATCH EB221 F FIELD ENTRY RX001	
EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ROS WORD ADDRESS PARITY BIT (CURRENT)	ALD
		0	-	ODD PARITY COMPARED WITH ROAR PARITY (ROS ADDRESS CK) \neq	RX001
		1	-	EVEN PARITY COMPARED WITH ROAR PARITY (ROS ADDRESS CK) \neq	RX001

\neq CHECKS IF CORRECT WORD HAS BEEN READ OUT

CG FIELD		ROS BITS 19-20		SENSE LATCHES EB221 G-FIELD ENTRY KP021	
EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ALU FUNCTION CONTROL	ALD
A	?	00	CG0	INDIRECT FUNCTION IF Y8 = 0 AND NOT REINT OR ROSCAR IN CONTROL FUNCTION REGISTER F SET TO EMIT VALUE SEE FIELDS CN, CE	KP021 KP023
A	Q			DIRECT 'OR' FUNCTION IF Y8 = 1 OR REINT CALLED OR ROSCAR IN CONTROL. F REGISTER = 0000	
A	.	01	CG1	DIRECT LOGIC FUNCTION 'AND' P AND Q F REGISTER = 0101	KP023/32
A	-	10	CG2	DIRECT ARITHMETIC FUNCTION 'MINS', P-Q F REGISTER = 0011	KP023/32
A	+	11	CG3	DIRECT ARITHMETIC FUNCTION 'PLUS', P+Q F REGISTER = 1111	KP023/32

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 969	20OCT65	255356			X PRINT TO ENG. SPEG. NO. 895291	5420058
	FIELD CE, CP, CG (FOSSL)						
DESIGN	GDL 70CT65	MODEL					
DRAW							
CHECK	NCD 110CT65	DRAW	GT 20SEP65				FIG969
APPRO	WRR 110CT65	CHECK					

CH FIELD

ROS BITS 21-25

CPU, MX, SC

SENSE LATCHES EC 31
DECODER DS021
DECODER CHECK DS081

MASTER

LEFT EDGE CHAR	MICRO-ORDER		RIGHT EDGE CHAR	BITS	DEC ORDER	FUNCTION - LOCAL STORAGE ADDRESS CONTROL	ALD
	LEFT	RIGHT					
L	BE → L			00000	CH0	LOAD LSAR FROM SOURCE BE AND USE	DS0XX
L				00001	CH1	NOT USED	-
L	H → L	L → H		00010	CH2	USE H-REGISTER	DS0XX
L				00011	CH3	NOT USED	-
L	AE → L	L → J		00100	CH4	LOAD LSAR FROM SOURCE AE, USE, LOAD J-REGISTER	DS0XX
L	BE → L	L → J		00101	CH5	LOAD LSAR FROM SOURCE BE, USE, LOAD J-REGISTER	DS0XX
L	QE → L	L → J		00110	CH6	LOAD LSAR FROM SOURCE QE, USE, LOAD J-REGISTER	DS0XX
L	J → L	L → J		00111	CH7	USE J-REGISTER	DS0XX
DECREMENT = 1							
L	BE → L	INT	C	01000	CH8	SELECTOR CHANNEL ONLY. ALLOW OTHER CHANNEL TO BREAK IN	H8506
L				01001	CH9	NOT USED	-
L	H → L	L-1 → H		01010	CH10	USE H-REGISTER AND DECREMENT BY 1	DS0XX, CC001
L				01011	CH11	NOT USED	-
L	AE → L	L-1 → J		01100	CH12	LOAD LSAR AS FOR AE, USE, DECREMENT BY 1, LOAD J	DS0XX, CC001
L	BE → L	L-1 → J		01101	CH13	LOAD LSAR AS FOR BE, USE, DECREMENT BY 1, LOAD J	DS0XX, CC001
L	QE → L	L-1 → J		01110	CH14	LOAD LSAR AS FOR QE, USE, DECREMENT BY 1, LOAD J	DS0XX, CC001
L	J → L	L-1 → J		01111	CH15	USE J-REGISTER AND DECREMENT BY 1	DS0XX, CC001
INCREMENT = 1							
L	BE → L	REST	C	10000	CH16	SELECTOR CHANNEL ONLY. IF ROSCAR IN CONTROL, RESTORE CONTROL TO ROAR. IF ROAR IN CONTROL RESET THE REINTERPRET CONTROL.	GG512
L				10001	CH17	NOT USED	-
L	H → L	L+1 → H		10010	CH18	USE H-REGISTER AND INCREMENT BY 1	DS0XX, CC001
L				10011	CH19	NOT USED	-
L	AE → L	L+1 → J		10100	CH20	LOAD LSAR AS FOR AE, USE, INCREMENT BY 1, LOAD J	DS0XX, CC001
L	BE → L	L+1 → J		10101	CH21	LOAD LSAR AS FOR BE, USE, INCREMENT BY 1, LOAD J	DS0XX, CC001
L	QE → L	L+1 → J		10110	CH22	LOAD LSAR AS FOR QE, USE, INCREMENT BY 1, LOAD J	DS0XX, CC001
L	J → L	L+1 → J		10111	CH23	USE J-REGISTER AND INCREMENT BY 1	DS0XX, CC001
INCREMENT = 0							
L	JE → L	L → J		11000	CH24	LOAD LSAR FROM SOURCE JE, USE, LOAD J-REGISTER	DS0XX
L	JE → L			11001	CH25	LOAD LSAR FROM SOURCE JE, AND USE	DS0XX
L	AE → L			11010	CH26	LOAD LSAR FROM SOURCE AE, AND USE	DS0XX
L				11011	CH27	NOT USED	-
L	AE → L	L → H		11100	CH28	LOAD LSAR FROM SOURCE AE, USE, LOAD H-REGISTER	DS0XX
L	BE → L	L → H		11101	CH29	LOAD LSAR FROM SOURCE BE, USE, LOAD H-REGISTER	DS0XX
L	QE → L	L → H		11110	CH30	LOAD LSAR FROM SOURCE QE, USE, LOAD H-REGISTER	DS0XX
INCREMENT = 2							
L	J → L	L-2 → J		11111	CH31	USE J-REGISTER AND DECREMENT BY 2	CC001, DS071

LSAR LOAD DEFINITIONS

E = EMIT FIELD, J = J-REGISTER, Q = Q BUS

LSAR PSN SOURCE	0	1	2	3	4	5	6	7	COMMENT
QE	E0	E1	E2	Q0	Q1	Q2	Q3	E3	Q BUS LOAD FOR FNB
AE	0	1	0	0	E0	E1	E2	E3	
BE	0	0	0	0	E0	E1	E2	E3	CPU STATE
BE	0	0	1	0	E0	E1	E2	E3	I-O STATE MPX OR SCT
BE	0	0	1	1	E0	E1	E2	E3	I-O STATE SC2
JE	J0	J1	J2	J3	J4	J5	E2	E3	J-REGISTER MODIFICATION

NOTES

ADDRESS XX01XXXX IS INVALID
10XXXXXX AND 11XXXXXX ARE EQUIVALENT
ON 'INCREMENT' A CARRY IS NOT PROPAGATED FROM BIT POSITION 4 TO BIT POSITION 3

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 970			20OCT65	255356			X PRINT TO ENG. SPEC. NO. 895291	5420059
DESIGN	FIELD CH (FOSS)								
DETAIL	GDL700765								
CHECK	MCD 11OCT65								
APPRO	WRR 11OCT65								
	DRAW QT ROSEP65								
	CHECK								
FIG 970									

CJ FIELD

ROS BITS 24-28

Y10 = 0 JX = 0 (ROS BIT 54)

SENSE LATCHES EB241
DECODER DR275
DECODER CHECK DR282

MASTER

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - R BUS INPUT CONTROL	ALD
D	Z	000	CJ0	ZEROS WITH GOOD PARITY	-
D	A	001	CJ1	A REGISTER. STORAGE ADDRESS	DR281
D	B	010	CJ2	R REGISTER. BYTES B0, B1 WITH GOOD PARITY TO RX	DR281
D	C	011	CJ3	C REGISTER. BYTES Cx, C0, C1	DR281
D	D	100	CJ4	STORAGE DATA REGISTER D, BYTES D0, D1 WITH GOOD PARITY TO RX	DR281
D	HJ	101	CJ5	LOCAL STORE ADDRESS REGISTERS, H TO R0, J TO R1 GOOD PARITY TO RX	DR281
D	LSTOR	110	CJ6	LOCAL STORE OUTPUT (SEE CL FIELD)	KM001
D	CIB	111	CJ7	(MPX) CHANNEL INPUT BUS Y2, Y3 = 00 (SC1) STATUS TO R0 AND CHECKS TO R1, Y2, Y3 = 01 (SC2) STATUS TO R0 AND CHECKS TO R1, Y2, Y3 = 10 TIMER VALUE TO R0, R1 (CLOCK RESET TO ZERO WHEN SAMPLED)	DR278 GE512 HE512

CJ FIELD

Y10 = 0 JX = 1 (ROS BIT 54) REINTERPRET

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - R BUS INPUT CONTROL	ALD
D	CST	000	CJ0	CHANNEL FLAG REGISTER TO R0. CHAINING BOUNDARY FLAGS TO R1 (0, 4). COUNT CONTROL TO R1 (5, 7)	GE511
D	S	001	CJ1	CHANNEL S REGISTER (BYTE ADDRESS)	GE511
D	T	010	CJ2	CHANNEL T REGISTER (BYTE COUNT)	GE511
D	W01	011	CJ3	BUFFER BYTES 0, 1 TO R0, R1 (RD/BK LATCH = 0)	GE511
D	W2	100	CJ4	BUFFER BYTES 0, 1 TO R1, R0 (RD/BK LATCH = 1)	GE511
D	W24	101	CJ5	BUFFER BYTE W2 TO R0. CHANNEL STORE PROTECT KEY R1 (4, 7)	GE511
D		110	CJ6	BITS 0 TO 3 MUST = 0	-
D		111	CJ7	BUFFER BYTES 3, 4 TO R0, R1	GE511
D				NOT USED	-
D				NOT USED	-

CJ FIELD

Y10 = 1 JX = 0 (MANUAL STATE)

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - R BUS INPUT CONTROL	ALD
D		000	CJ0	NO OPERATION	-
D	BAS	001	CJ1	MANUAL BINARY ADDRESS SWITCHES	DR282
D	LAS	010	CJ2	A. LOAD UNIT ADDRESS SWITCHES 1. UNIT ADDRESS 8 BITS - R1 2. CHANNEL SELECT BITS R0 POSITIONS 5, 6, 7	DR282
				B. STORAGE SELECT ROTARY SWITCH THIS SWITCH ENCODED TO GIVE A THREE-BIT FIELD INSERTED INTO R0 POSITIONS 1, 2, 3 DEFINED AS FOLLOWS:	
				000 = STOR PROTECT	
				001 = IC - INSTRUCTION COUNTER	
				100 = MS - MAIN STORAGE	
				011 = FP - FLOATING POINT REGISTERS	
				010 = GP - GENERAL PURPOSE REGISTERS	
				101 = PSW - PROGRAM STATUS WORD	
D	BDS	011	CJ3	MANUAL BINARY DATA SWITCHES	DR281
D	CIT	100	CJ4	CHANNEL INPUT INTERFACE TAGS SELECTED BY Y2, Y3	GE512
D		101	CJ5	NOT USED	-
D	LSTOR	110	CJ6	LOCAL STORE OUTPUT (SEE CL FIELD)	KM001
D		111	CJ7	NOT USED	-

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHARGE NO.	DATE	CHARGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 971	20OCT65	255356			X PRINT TO ENG. SPECS. NO. 895291	5420060
DESIGN	FIELD CJ (FOSSL)						
DESIGN	GDL/7OCT65	MODEL					
DETAIL							
CHECK	NOD 11OCT65	DRAW	GT 20SEP65				
APPRO	WRR 11OCT65	CHECK					

FIG 971

MASTER

CK FIELD

ROS BIT 29

SENSE LATCH EB251
F-REGISTER KP001

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION - SKEW CONTROL	ALD
A	.	0	CK0	NO SKEW	AQ001
A	.	1	CK1	SKEW (SEE NOTE)	AQ001

NOTE: CAUSES THE ALU OPERATION TO INCORPORATE A 4 BIT SHIFT ON THE Q BUS
Q BUS POSITIONS 0-3 ARE SHIFTED INTO SKEW BUFFER
Q BUS POSITIONS 4-7 ARE SHIFTED INTO ALU INPUT POSITIONS 0-3
OLD CONTENTS OF SKEW BUFFER ARE USED FOR ALU INPUT POSITIONS 4-7
WHEN 'LOAD F' OCCURS, CK IS LOADED INTO F4. KP001

NOTE: THE ASTERISK CALLING FOR A SKEW OPERATION CAN APPEAR EITHER IN AN ARITHMETIC STATEMENT (EDGE CHAR. A) OR IN AN EMIT STATEMENT (EDGE CHAR. E) FOR A LOAD F MICRO-ORDER (SEE CN FIELD)

CL FIELD

ROS BITS 30-32

CONTROL LATCH AND DEC. DR22X

EDGE CHAR	MICRO-ORDER	BITS	DEC. ORDER	FUNCTION - R BUS OUTPUT CONTROL	ALD
D	Z	000	CL0	NO DESTINATION, PARITY IGNORED	(KH025)
D	LSTOR	001	CL1	LOCAL STORE INPUT (CALL WRITE LIMITED TO 100 MICROSECONDS CONTINUOUS)	(KM001)
D	S	010	CL2	SELECTOR CHANNEL S REGISTER	(HE521)
D	HJ	011	CL3	R0 TO H, R1 TO J (NOT REINT CALLED OR ROSCAR IN CONTROL)	(RJ0XX)
D	W34			SELECTOR CHANNEL BUFFERS 3 AND 4 (IF REINT CALLED OR ROSCAR IN CONTROL)	(HE521)
D	A	100	CL4	TO REGISTER A	(RAXXX)
D	B	101	CL5	TO REGISTER B	(RBXXX)
D	C	110	CL6	TO REGISTER C	(RCXXX)
D	D	111	CL7	TO REGISTER D	(RDXXX)

IF CM AND CL BOTH CALL FOR A TRANSFER, THE ALU BIT TRANSFER OVER-RIDES THE BYTE THAT IT CONCERNS IN THE A, B, C & D REGISTERS ONLY, BUT THE OTHER BYTE OR BYTES OF THE R BUS TRANSFER TAKE PLACE NORMALLY. THE CL TRANSFER TO D OVER-RIDES THE MAIN STORAGE INPUT TO D IF BOTH OCCUR IN 'READ' CYCLE 2. IF IMA OR PMA AND YM OCCURS M-D TAKES PRIORITY.

THE CASES ARE:

ALU → D ALU → D R → D VALID WITH R → D ALU → D
 R → D R → D (ONE BYTE OVER-WRITTEN BY ALU) M → D M LOST M → D
 M → D M LOST M → D NOT PERMITTED

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 972	20OCT65	255356			X PRINT TO ENG. DEPT. NO. 895291	5420061
DESIGN	FIELD CK, CL (FOSSIL)						
DETAIL	GD1 (7OCT65) MODEL						
CHECK	NCD (1OCT65) DRAW QT ROSEPAS						
APPRO	WRR (1OCT65) CHECK						FIG972

CM FIELD		ROS BITS 33-36	CPU, MX AND SC		SENSE LATCH CONTROL LATCH AND DECODER	
EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ALU OUTPUT CONTROL	ALD	
A	Z	0000	CM0	RESULT HAS NO DESTINATION	..	
A	AX	0001	CM1	OR OF ALU0-ALU6 TO AX6; ALU7 TO AX7; EX IS LOST	RA302	
A	A0	0010	CM2	ALU OUTPUT TO A0; EX TO AX	RA071	
A	A1	0011	CM3	ALU TO A1; EX IS LOST	RA171	
A	DATA	0100	CM4	ALU TO DIRECT DATA OUT; EX IS LOST	JA005	
A	CPL	0100	CM5	(REINT OR ROSCAR IN CONTROL) ALU TO CHANNEL FLAGS; EX IS LOST	GE541 HE541	
A	W4	0110	CM6	NOT USED (UNLESS REINT CALLED OR ROSCAR IN CONTROL)	-	
A	B0	0110	CM6	(REINT OR ROSCAR IN CONTROL) ALU TO BUFFER W4; EX IS LOST	GE541 HE541	
A	B1	0111	CM7	ALU TO B0; EX IS LOST	RB071	
A	T1	0111	CM7	(REINT OR ROSCAR IN CONTROL) ALU TO T0; EX IS LOST	GE541 HE541	
A	SP	1000	CM8	ALU TO B1; EX IS LOST	RB171	
A	CSP	1000	CM8	(REINT OR ROSCAR IN CONTROL) ALU TO T1; EX IS LOST	GE541 HE541	
A	CX	1001	CM9	ALU TO STORAGE PROTECT KEYS EX IS LOST	KU041	
A	S1	1001	CM9	(REINT OR ROSCAR IN CONTROL) ALU TO STORAGE PROTECT KEYS; EX IS LOST	GE541 HE541	
A	C0	1010	CM10	OR OF ALU0-ALU6 TO CX6; ALU7 TO CX7; EX IS LOST	RC001	
A	S0	1010	CM10	(REINT OR ROSCAR IN CONTROL) ALU TO S1; EX IS LOST	GE541 HE541	
A	C1	1011	CM11	ALU TO C0; EX TO CX	RC001	
A	SX	1011	CM11	(REINT OR ROSCAR IN CONTROL) ALU TO S0; EX TO SX	GE541 HE541	
A	Y	1100	CM12	ALU TO C1; EX IS LOST	RC171	
A	D0	1101	CM13	(REINT OR ROSCAR IN CONTROL) OR OF ALU0-ALU6, TO SX6, ALU7 TO SX7; EX IS LOST	GE541 HE541	
A	D1	1110	CM14	ALU TO YA AND YB STATS; EX IS LOST	RY001	
A	D1	1111	CM15	NOT USED	-	
A	D1	1111	CM15	ALU TO D0; EX IS LOST	RD051	
A	D1	1111	CM15	ALU TO D1; EX IS LOST	RD151	

CN FIELD		ROS BITS 37-40	CPU, MX AND SC		LATCHES AND DECODER	
EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - CONTROL SET/RESET STATS AND ALU FREE FROM CE FIELD VALUES	ALD	
E		0000	CN0	NO OPERATION	RY001	
E	→ YA	0001	CN1	SET STATS Y0-3 WITH EMIT FIELD	DR401	
E	YA 7	0010	CN2	STATS Y0-3 ANDED WITH 'NOT' EMIT (RESET STATS WITH EMIT ONES)	DR401	
E	YA Q	0011	CN3	STATS Y0-3 ORED WITH EMIT FIELD (SET STATS WITH EMIT ONES)	DR401	
E	→ YB	0100	CN4	SET STATS Y4-7 WITH EMIT FIELD	DR401	
E	YB 7	0101	CN5	STATS Y4-7 ANDED WITH NOT EMIT (RESET STATS WITH EMIT ONES)	DR401	
E	YB Q	0110	CN6	STATS Y4-7 ORED WITH EMIT FIELD (SET STATS WITH EMIT ONES)	DR401	
E	YD 7	0111	CN7	STATS Y8-11 ANDED WITH NOT EMIT (RESET STATS WITH EMIT ONES)	DR401	
E	YD Q	1000	CN8	STATS Y8-11 ORED WITH EMIT FIELD (SET STATS WITH EMIT ONES)	DR402	
E	YE 7	1001	CN9	STATS Y12-15 ANDED WITH NOT EMIT (RESET STATS WITH EMIT ONES)	DR402	
E	YE Q	1010	CN10	FORCES ROS DECODER CHECK FOR DIAGNOSTIC USE (NO FOSSL STATEMENT)	DR363	
E	YCH Q	1011	CN11	(SC ONLY) YCH1, YCH3 ORED WITH EMIT (SET STATS WITH EMIT ONES)	DR402	
Z	YCH 7	1100	CN12	CE2, PROG. CHECK, CE4 UNUSED	DR402	
E		1101	CN13	(SC ONLY) YCH1, YCH3 ANDED WITH NOT EMIT (RESET STATS WITH EMIT ONES) CE2, 4 UNUSED	-	
E		1110	CN14	NOT USED	-	
E	0000, OR	1111	CN15	NOT USED	-	
E		1111	CN15	ALU INDIRECT FUNCTION P OR Q ≠ F REGISTER = 0000	DR402	
E	0010, DSQ	1111	CN15	ALU INDIRECT FUNCTION ALU DECODER CHECK ≠ F REGISTER = 0001	K P01 X	
E	0011, SUQ	1111	CN15	ALU INDIRECT FUNCTION P MINUS Q (DEC) F REGISTER = 0010	K P001	
E	0100, P	1111	CN15	ALU INDIRECT FUNCTION P MINUS Q (BIN) F REGISTER = 0011	K P001	
E	0101, AND	1111	CN15	ALU INDIRECT FUNCTION PASS P ONLY ≠ F REGISTER = 0100	K P001	
E	0110, DSP	1111	CN15	ALU INDIRECT FUNCTION P AND Q ≠ F REGISTER = 0101	K P001	
E	0111, SUP	1111	CN15	ALU INDIRECT FUNCTION Q MINUS P (DEC) F REGISTER = 0110	K P001	
E	1000, PNAQ	1111	CN15	ALU INDIRECT FUNCTION Q MINUS P (BIN) F REGISTER = 0111	K P001	
E	1001, Q	1111	CN15	ALU INDIRECT FUNCTION P AND (NOT Q) ≠ F REGISTER = 1000	K P001	
E	1010, XOR	1111	CN15	ALU INDIRECT FUNCTION PASS Q ONLY ≠ F REGISTER = 1001	K P001	
E		1111	CN15	ALU INDIRECT FUNCTION EXCLUSIVE OR OF P Q ≠ F REGISTER = 1010	K P001	

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 973	20OCT65	255356			PRINT TO ENG. DEPT. NO. 895291	5420062
FIELD	CM, CN (FOSSL)						
DESIGN	GDL 70CT65 MODEL						
DETAIL							
CHECK	NCD 11OCT65 DRAW	GT ROSEB45					
APPRO	WRR 11OCT65 CHECK						

FIG 973

MASTER

CN FIELD (CONTINUED)

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - CONTROL SET/RESET STATS AND ALU FREE FROM CE FIELD VALUES	ALD
E	1011,QNP	1111	CN15	ALU INDIRECT FUNCTION PASS (NOT P) AND Q = F REGISTER = 1011	KP001
E	1100,RSH	1111	CN15	ALU INDIRECT FUNCTION RIGHT SHIFT Q (HALF Q) F REGISTER = 1100	KP001
E	1101,LSH	1111	CN15	ALU INDIRECT FUNCTION LEFT SHIFT Q (2 Q) F REGISTER = 1101	KP001
E	1110,DAD	1111	CN15	ALU INDIRECT FUNCTION P PLUS Q (DEC) F REGISTER = 1110	KP001
E	1111,ADD	1111	CN15	ALU INDIRECT FUNCTION P PLUS Q (BIN) F REGISTER = 1111	KP001
E				ALU INDIRECT FUNCTION SKEW IS APPLIED TO THAT FUNCTION WHICH HAS AN ASTERISK TO THE RIGHT OF IT	AQ001

THESE FUNCTIONS ARE LOGIC FUNCTIONS AND DO NOT ALTER THE YC1 OR YCD CARRY LATCHES
 DIRECT ALU FUNCTIONS AFFECT THE DIRECT YCD CARRY LATCH
 INDIRECT ALU FUNCTIONS AFFECT THE INDIRECT YC1 CARRY LATCH
 'LOAD F' AND 'USE INDIRECT' MAY BE GIVEN IN THE SAME CYCLE IN WHICH CASE THE NEW FUNCTION CAN BE EXECUTED

C7 FIELD ROS BITS 41-43 PX = 0 (ROS BIT 55) CPU AND MX SENSE LATCH EB281
 DECODER DR431

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ALU INPUT TO P BUS	ALD
A	Z	000	CP0	ZEROS, GOOD PARITY TO P AND EX †	RP001
A	AX	001	CP1	AX TO P, ZEROS TO EX	RP001
A	A0	010	CP2	A0 TO P, AX TO EX	RP001
A	A1	011	CP3	A1 TO P, ZEROS TO EX UNLESS CQ = 4 †	RP001
A	B0	100	CP4	B0 TO P, ZEROS TO EX UNLESS CQ = 4 †	RP001
A	B1	101	CP5	B1 TO P, ZEROS TO EX UNLESS CQ = 4 †	RP001
A	B0	110	CP6	EMIT FIELD AND 4 ZEROS (EMIT 0000) TO P, ZEROS TO EX UNLESS CQ = 4 †	RP001
A	0E	111	CP7	4 ZEROS AND EMIT FIELD (EMIT 0000) TO P, ZEROS TO EX UNLESS CQ = 4 †	RP001

† ALU EXTENSION IS RESET TO ZERO UNLESS CQ = 0100 (C0)

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHARGE NO.	DATE	CHARGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 974			20OCT65	253336			X PRINT TO ENG. SPEC. NO. 895291	5420063
DESIGN	FIELD CN, CP (FOSSL)								
DETAIL	GDI	70CT65	MODEL						
CHECK	NCD	11OCT65	DRAW	GT	20SEP65				
APPRO	WRR	11OCT65	CHECK						FIG 974

5420064

MASTER

CP FIELD

PX = 1 (ROS BIT 55) SC ONLY

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ALU INPUT TO P BUS	ALD	
					SC1	SC2
A		000	CP0	NOT USED	-	-
A		001	CP1	NOT USED	-	-
A	S0	010	CP2	S0 TO P, SX TO EX	GE561	HE561
A	S1	011	CP3	S1 TO P, ZEROS TO EX	GE561	HE561
A	T0	100	CP4	T0 TO P, ZEROS TO EX	GE561	HE561
A	T1	101	CP5	T1 TO P, ZEROS TO EX	GE561	HE561
A	CSB	110	CP6	CHANNEL STATUS BYTE TO P, ZEROS TO EX	GE561	HE561
A	WO	111	CP7	CHANNEL BUFFER WO BYTE TO P, ZEROS TO EX	GE561	HE561

CQ FIELD

ROS BITS 44-47

SENSE LATCHES E8291
DECODER DR471
DECODER CHECK D5015

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ALU INPUT CONTROL TO Q BUS	ALD
A	B0	0001	CQ1	B0 TO Q, ZEROS TO EX, UNLESS CP = 2	RQ0XX
A	B1	0010	CQ2	B1 TO Q, ZEROS TO EX, UNLESS CP = 2	RQ0XX
A	CX	0011	CQ3	CX TO Q, ZEROS IN Q0, 5, CX6, 7 ORED TO Q4; ZEROS TO EX	RQ0XX
A	C0	0100	CQ4	C0 TO Q, CX TO EX	RQ0XX
A	C1	0101	CQ5	C1 TO Q, ZEROS TO EX UNLESS CP = 2	RQ0XX
A	D0	0100	CQ6	D0 TO Q, ZEROS TO EX UNLESS CP = 2	RQ0XX
A	D1	0111	CQ7	D1 TO Q, ZEROS TO EX UNLESS CP = 2	RQ0XX
A	E0	1000	CQ8	EMIT FIELD AND 4 ZEROS (EMIT 0000) TO Q ZEROS TO EX UNLESS CP = 2	RQ0XX
A	OE	1001	CQ9	4 ZEROS AND EMIT FIELD (EMIT 0000) TO Q ZEROS TO EX UNLESS CP = 2	RQ0XX
A	Y	1010	CQ10	YA AND YB STATS TO Q, ZEROS TO EX UNLESS CP = 2	RQ0XX
A	DATA	1011	CQ11	DIRECT DATA TO Q, ZEROS TO EX UNLESS CP = 2	RQ0XX
A	CHI	1100	CQ12	CHANNEL INTERRUPTS TO Q, ZEROS TO EX UNLESS CP = 2	RQ0XX
A	EXI	1101	CQ13	EXTERNAL INTERRUPTS TO Q, ZEROS TO EX	RQ0XX
A	SP	1110	CQ14	CPU STORAGE PROTECT KEY TO Q0, 3 MAX CHANNEL KEY TO Q4, 7, ZEROS TO EX UNLESS CP = 2	RQ0XX
A		1111	CQ15	(REINT OR ROSCAR IN CONTROL) STORAGE PROTECT BUS TO Q4, 7 AND CHANNEL KEY UNLESS CP = 2 TO STORAGE PROTECT BUS UNLESS CP = 2	
A				NOT USED	

CR FIELD

ROS BITS 48-50

SENSE LATCHES E8301
DECODER DR501
DECODER CHECK DR501

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ALU MISCELLANEOUS CONTROLS	ALD
S	READ	001	CR1	CALL MAIN STORAGE READ	KM101
S	WRITE	010	CR2	CALL MAIN STORAGE WRITE	KM101
C	TRAP	011	CR3	TRAP ON IMA OR (PMA, YM) #	KM001
C	IOS	100	CR4	SET I-O STATE (EFFECTIVE IN CYCLE DEFINED)	DR501
C	CFU	101	CR5	RESET I-O STATE	DR501
C	0 -> SK	110	CR6	RESET SKEW BUFFER (EFFECTIVE AFTER CURRENT USE OF SKEW) Y10 = 0	AQ001
C	0 -> ERR			MODIFY BY Y10 = 1 TO GIVE RESET ERRORS	KH141
C	ADCMP	111	CR7	SET ADDRESS COMPARE	KH142

TRAP DURING READ PHASE : ROS ADDRESS 10100
TRAP DURING WRITE PHASE : ROS ADDRESS 10101

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME: FIGURE 975		20 OCT 65	255356			X PRINT TO ENG. SPEC. NO. 895291	5420064
FIELD CP, CQ, CR (FOSSL)							
DESIGN	GDL 700765	MODEL					
DETAIL							
CHECK	NCD 1100765	DRAW	GT 20SEP65				FIG975
APPRO	WRK 1100765	CHECK					

MASTER

CS FIELD ROS BIT 51 PARITY BIT OF CURRENT ROS WORD TO GIVE AN ODD NUMBER OF BITS FOR ROS WORD SENSE LATCH EB301
S-FIELD ENTRY DR601

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - ROS WORD PARITY BIT	ALD
NOT APPLICABLE		0	-	ODD PARITY	DR601
NOT APPLICABLE		1	-	EVEN PARITY	DR601

CT FIELD ROS BITS 52,53 SENSE LATCHES EB311
T-FIELD ENTRY AM311

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - CARRY CONTROL	ALD
		00	CT0	NO OPERATION	-
C	M	01	CT1	(1401 EMULATOR ONLY) EXTEND ROS ADDRESS	RX003
C	0	10	CT2	RESET CARRY (DIRECT OR INDIRECT ACCORDING TO ALU FUNCTION SPECIFIED)	AM311
C	1	11	CT3	SET CARRY (DIRECT OR INDIRECT ACCORDING TO ALU FUNCTION SPECIFIED)	AM311


EXTENSION FIELD ROS BITS 54, 55

EDGE CHAR	MICRO-ORDER	BITS	DEC ORDER	FUNCTION - EXTEND FIELDS J AND P	ALD
D		54	-	JX BIT EXTEND J FIELD (REF. J FIELD)	SENSE LATCH EB311
A		55	-	PX BIT EXTEND P FIELD (REF. P FIELD)	DECODER DR275 DR431

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FIGURE 976			20OCT65	255356			X PRINT TO ENL. SPEC. NO. 895291	5420065
FIELD	CS, CT, EXTENSION (POSSL)								
DESIGN	GDL	70	10	70	10	65	MODEL		
DETAIL									
CHECK	NCD	11	10	10	65	DRAW	QT ROSEP45		
APPRO	WR	11	10	10	65	CHECK			FIG 976

INTERNATIONAL BUSINESS MACHINES CORP.		NAME	ROS ADDRESS CHECK ECAD	DATE	1 OCT 65	CHANGE NO.	255356	DATE		CHANGE NO.		NOTE	X PRINT TO ENG. SPEC. NO.	DEVELOPMENT NO.	5420007
PRO WRR	1 OCT 65	CHECK										895291			
DETAIL															
SIGN GDL	1 OCT 65	MODEL	2040												
GT	1 OCT 65														


69



NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gates. All other references are located on 'A' gates.

FIGURE 301 ROS ADDRESS CHECK

FIG 301



Note 1

Card Locations for H Field		N Blocks	ALD
H Field Bit	0	A-82K2	DS 051
	1	C1E6	"
	2	C1E3	DS 021
	3	C1C2	"
	4	C1C2	"

Note 2
All Cards Shown On This ECAD Are Located in Logic-Gate A.

NOTE: A 'G' or 'H' as the first letter of an ALD reference signal (see SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.	5420008
NAME ROS WORD DATA CHECK ECAD				1 OCT 65	255356					
DESIGN	GDL	10CT65	MODEL	040						
DETAIL										
CHECK			DRAW	GT	10CT65				FIG 302	
APPRO	WRR	10CT65	CHECK							





FIGURE 304 B FIELD DECODER CHECK

FIG 304

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME B FIELD DECODER CHECK ECAD		1 OCT 65	255356			X PRINT TO ENG. SPEC. NO.	
DESIGN GDL	1 OCT 65 MODEL					895291	
DETAIL							
CHECK							
	DRAW GT	1 OCT 65					

FIGURE 314 CONTROL CHECK




NOTE: A 'G' or 'H' as the first letter of an ALD reference signal (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
CONTROL CHECK ECAD		1 OCT 65	255356			X PRINT TO ENG. SPEC. NO. 895291	
NAME							
DETAIL							
SIGN	GOL	10 OCT 65	MODEL	2040			
CHECK							
PRO	WRR	10 OCT 65	CHECK				

FIG 314

FIG 314

INTERNATIONAL BUSINESS MACHINES CORP.		NAME	RX REGISTER ECAD	DATE	10CT65	CHANGE NO.	255356	DATE		CHANGE NO.		NOTE	X PRINT TO ENG. SPEC. NO.	895291	DEVELOPMENT NO.	
DESIGN GDL	10CT65	MODEL	2040													
DETAIL																
CHECK																
WRR	10CT65	CHECK														
(SHEET 1 OF 3)																
DRAW GT 10CT65																
FIG 318																
5420024																



Note 1:

RX Reg. Bit	Card Location
P	A - C2G4
5	C2E5
6,7	C2H4

Note 2: The "ODD" Logic consists of And/Or block


Note 3:

Bit	Resistor-Cards	
	Location Lamp 1	Location Lamp 2
P	A-C2B6	A-C2A4
5	C3A6	C3A6
6	C2B6	C2B6
7	C2B6	C2B6

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

FIGURE 318 RX REGISTER

FIGURE 318 RO REGISTER



Note 1

RO Reg Bits	Card Location
0 - 3	A - C2L4
4 - 7, P	C2L5

Note 2

The "ODD" Logic Consists Of AND/OR Blocks

Note 3

ROBAR Bits	Card Location	ALD Page
P	A - A2G7	RX 201
11 - 6	A3E4	RX 251
5 - 0	A3G4	RX 311

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.

RO REGISTER ECAD
(SHEET 2 OF 3)

DATE: 1 OCT 65
CHANGE NO.: 255356

DATE: 1 OCT 65
CHANGE NO.: 895291

NOTE: X PRINT TO ENG. SPEC. NO. 895291


DEVELOPMENT NO. 5420024

FIG 318

SHEET 2 OF 3

74

FIGURE 318 R1 REGISTER



Note 1

R1 Reg Bits	Card Location
0 - 3	A - D2K2
4 - 7, P	D2L2

Note 2

The "ODD" Logic consists of AND/OR Blocks

Note 3

ROBAR Bits	Card Location	ALD Page
P	A - A2G7	RX 201
11 - 6	A3E3	RX 251
5 - 0	A3D3	RX 311

Note 4

Bit	Card Location	ALD Page
P, 0	A - D2B5	RR 101
1-4	D2B6	RR 111
5-7	C1A7	RR 121

NOTE: A 'G' or 'H' as the first letter of an ALD reference signal (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.
AE	R1 REGISTER ECAD (SHEET 3 OF 3)	1 OCT 65	255356				
DESIGN GDL	OCT 65 MODEL 2040						
CHECK	DRAW GT	OCT 65					
90 WRR	OCT 65	CHECK					

75

FIGURE 322 ALU P REGISTER

FIG 322


5420028



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME ALU P REGISTER ECAD				1 OCT 65	255356			X PRINT TO ENG. SPEC. NO. 895291	
SIGN	GDL	10CT 65	MODEL	2040					
DETAIL									
CHECK			DRAW	GT	10CT 65				
PRO	WRR	10CT 65	CHECK						FIG 322

5420028

FIGURE 323 ALU Q REGISTER



Note 1
MPX FB021
SC1 GF503
SC2 HF503
Any External Interrupts KM131


NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME ALU Q REGISTER ECAD		1 OCT 65	255356			X PRINT TO ENG. SPEC. NO. 895291	5420029
DESIGN	GDL 1 OCT 65	MODEL	2040				
DETAIL							
CHECK		DRAW	GT 1 OCT 65				FIG 323
PPRO	WRR 1 OCT 65	CHECK					

5420030

FIGURE 324 EARLY CHECK


FIG 324



NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
ME	EARLY CHECK ECAD			10CT65	255356			X PRINT TO ENG. SPEC. NO. 895291	5420030
DESIGN	GDL	10CT65	MODEL	2040					
CHECK			DRAW	GT	10CT65				
PRO	WRR	10CT65	CHECK						
									FIG 324

FIGURE 329 ALU 2-WIRE CHECK A7



Note 1:
Card Location List Of ALU
Ctrl. Line Powering Not Included
In ALU Function Decoder Check


Card Location	Line Name	ALD Page
A-B3J5	-K	KP051
B3F3	-M	KP061
B3L6	-L	KP041
B3E2	+V	KP071
B3M5	-S	KP051
B3M5	-W1	KP051
B3M6	+W3	KP051

Note 2:
All Cards Shown On This Ecad
Are Located In Logic-Gate A.

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME ALU 2-WIRE CHECK A7 CHECK		10CT65	255356			X PRINT TO ENG. SPEC. NO. 895291	
DESIGN GDL	10CT65 MODEL						
2040							
DETAIL							
CHECK							
WRR	10CT65	DRAW	GT	10CT65			
APPRO		CHECK					

FIGURE 330 ALU 2-WIRE CHECK A-6



• From (A7) Figure 329

+ To (A5) Figure 331

Note 1:
Card Location List Of ALU
Ctrl. Line Powering Not Included
In ALU Function Decoder Check

Card Location	Line Name	ALD Page
A-83J5	-K	KP051
	-M	KP051
B3F3	-N	KP061
	-L	KP041
	+V	KP071
B3L6	+W2	KP051
	+X	KP071
	-W	KP051
B3M5	+W3	KP051
B3H5	-Y	KP071


Note 2:
All Cards Shown On This Ecad
Are Located In Logic-Gate A.

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.
NAME ALU 2-WIRE CHECK A-6 ECAD		10CT65	255356				
SIGN GDL	10CT65 MODEL	2040					
DETAIL							
CHECK							
PRO WRR	10CT65 CHECK						

81

FIGURE 331 ALU 2-WIRE CHECK A5



• from (A6) Figure 330

x To (A4) and (A2) Figures 332, 334

Note 1:
Card location list of ALU Ctrl. line powering not included in ALU function decoder check.


Card Location	Line Name	ALD Page
A-83J5	-K	KP051
	-M	
B3F3	-N	KP061
	-L	KP041
B3L6	+V	KP071
	+W2	KP051
	+X	KP071
B3M5	-W1	KP051
B3M6	+W3	KP051
B3H5	-Y	KP071

Note 2:
All Cards Shown On This Ecad Are Located In Logic-Gate A.

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and 3C2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.
ALU 2-WIRE CHECK AS ECAD		10CT65	255356				
IGN	GOL	10CT65	MODEL	2040			
b-ALL							
CHECK			DRAW	GT	10CT65		
10 WRR	10CT65	CHECK					
5420037							

FIGURE 332 ALU 2-WIRE CHECK A4



• from, (A5), Figure 331

* to, (A3) & (A2) Figures 333 & 334
 † to, (A3), Figure 333

Note 1
 Card Location List Of ALU
 Ctrl. Line Powering Not Included
 In ALU Function Decoder Check


Card Location	Line Name	ALD Page
A-B3J5	-K	KP051
	-M	KP061
B3F3	-N	KP041
	-L	KP071
B3L6	+V	KP051
	+W2	KP071
	+X	KP051
B3M5	-W1	KP051
B3M6	+W3	KP051
B3H5	-Y	KP071

Note 2
 All Cards Shown On This Ecac
 Are Located In Logic-Gate A.

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.
ME ALU 2-WIRE CHECK A4 ECAD		10CT65	255356		
SIGN	GDL	10CT65	MODEL	2040	
✓ FAIL					
✓ DRAW	GT	10CT65			
✓ CHECK					
RO WRR	10CT65	CHECK			
NOTE X PRINT TO ENG. SPEC. NO. 895291					
DEVELOPMENT NO.		FIG 332			
5420038		5420038			

FIGURE 334 ALU 2-WIRE CHECK A2



* from (A5), Figure 331
 x from (A3, A4 and A5) Figure 333, 332,


Note 1:
 Card Location List Of ALU
 Ctrl. Line Powering Not Included
 In ALU Function Decoder Check.

Card Location	Line Name	ALD Page
A-83J5	-K	KP051
	-M	KP051
B3F3	-N	KP061
	-L	KP041
B3L6	+V	KP071
	+W2	KP051
	+X	KP071
B3M5	-W1	KP051
B3M6	+W3	KP051
B3H5	-Y	KP071

Note 2:
 All cards shown on this ECAD
 are located in logic-gate A.

NOTE: A 'G' or 'H' as the first letter of
 an ALD reference signifies (SC1
 and SC2 respectively) that the
 packaging is to be found on 'B'
 gate. All other references are
 located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME ALU 2-WIRE CHECK A2 ECAD			10CT65	255356			X PRINT TO ENG. SPEC. NO. 895291	
ESIGN	GDL	10CT65	MODEL	2040				
DETAIL								
CHECK								
PRRO	WRR	10CT65	CHECK					
								FIG 334
5420040								




Note 1.
Card Location List Of ALU
Ctrl. Line Powering Not Included
In ALU Function Decoder Check

Card Location	Line Name	ALD Page
A-B3J5	-K	KP051
B3F3	-M	KP061
B3L6	-N	KP041
	-L	KP041
	+V	KP071
	+W2	KP051
B3M5	+X	KP071
	-W1	KP051
B3M6	+W3	KP051
B3H5	-Y	KP071

Note 2.
All Cards Shown On This Ecad
Are Located In Logic-Gate A.

NOTE: A 'G' or 'H' as the first letter of
an ALD reference signifies (SC1
and SC2 respectively) that the
packaging is to be found on 'B'
gate. All other references are
located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.				DATE		CHANGE NO.		DATE		CHANGE NO.	
NAME ALU 2-WIRE CHECK A1 ECAD				10CT65		255356					
SIGN GDL		10CT65		MODEL		2040					
DETAIL											
CHECK				DRAW		GT		10CT65			
PRO		WRR		10CT65		CHECK					
NOTE X PRINT TO ENG. SPEC. NO. 895291											
DEVELOPMENT NO.										FIG 335	
5420041											



↑ from (A2), Figures 334
 • from (A1 & A2), Figures 335 & 334

Note 1:
 Card Location List Of ALU
 Ctrl. Lines Powering Not Included
 In ALU Function Decoder Check

Card Location	Line Name	ALD Page
A-83J5	-K	KP051
	-M	KP051
B3F3	-N	KP061
	-L	KP041
B3L6	+V	KP071
	+W2	KP051
	+X	KP071
B3M5	-W1	KP051
B3M6	+W3	KP051
B3H5	-Y	KP071

Note 2:
 All Cards Shown On This Ecad
 Are Located In Logic-Gate A.

x to (Output Carry), Figure 337


NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.
NAME ALU 2-WIRE CHECK AO ECAD		10CT65	255356				
ESIGN GDL	10CT65 MODEL	2040					
DETAIL	10CT65	DRAW					
CHECK	10CT65	GT					
PROJ	10CT65	CHECK					
5420042		FIG 336					

FIGURE 336 ALU 2-WIRE CHECK A0

FIG 336

FIGURE 337 ALU 2-WIRE CHECK OUTPUT CARRY (C9)



Note 1
Card Location List Of ALU
Ctrl. Line Powering Not Included
In ALU Function Decoder Check


Card Location	Line Name	ALD Page
A - C3J7	+H	KP101
B3K7	-S	KP051
B3G7	+V	KP071
	+W1	KP051
	+W2	KP071
B3L7	+Y	KP071
	-W1	KP051
	+X	KP071

Note 2
① Logical Operations
② Add Or Shift Operations
③ Subtract Operations

NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		NAME	ALU 2-WIRE CHECK OUTPUT	DATE	1 OCT 65	CHANGE NO.	255356	DATE		CHANGE NO.	
CARRY (C9) ECAD	ESIGN	GOL	1OCT65	MODEL	2040						
DETAIL	CHECK	WRR	1OCT65	CHECK	DRAW	GT	1OCT65				
PRO	CHECK										
NOTE X PRINT TO ENG. SPEC. NO. 895291											
DEVELOPMENT NO.											
FIG 337											
5420043											

INTERNATIONAL BUSINESS MACHINES CORP.		NAME	ALU 2-WIRE CHECK EX ECAD	DATE	1 OCT 65	CHANGE NO.	255356	DATE		CHANGE NO.		NOTE	X PRINT TO ENG. SPEC. NO. 895291	DEVELOPMENT NO.	
DESIGN	GOL	IOCT65	MODEL	2040											
CHECK			DRAW	GT	IOCT65										
APPRO	WRR	IOCT65	CHECK												




NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

FIGURE 338 ALU 2-WIRE CHECK EX

FIG 338

FIGURE 339 ROAR LOAD CHECK


FIG 339



NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		NAME		ROAR LOAD CHECK ECAD	
DESIGN GDL	10OCT65	MODEL	2040	DATE	1 OCT 65
DETAIL				CHANGE NO.	255356
CHECK				DATE	
APPRO	WRR	10OCT65	CHECK	CHANGE NO.	
DRAW		GT	10OCT65	NOTE	X PRINT TO ENG. SPEC. NO. 895291
DEVELOPMENT NO.				FIG 339	5420045

FIGURE 343 LATE CHECK



NOTE: A 'G' or 'H' as the first letter of an ALD reference signifies (SC1 and SC2 respectively) that the packaging is to be found on 'B' gate. All other references are located on 'A' gate.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE		CHANGE NO.		DATE		CHANGE NO.		NOTE		DEVELOPMENT NO.	
NAME LATE CHECK ECAD		1 OCT 65		255356						X PRINT TO ENG. SPEC. NO.			
SIGN GDL 1OCT65 MODEL 2040										895291			
DETAIL													
CHECK		DRAW		GT		1OCT65							
PROJ WRR		1OCT65		CHECK								FIG 343	
												5420046	

TWO WIRE INPUT

GATE B



**System/360 Model 40
Machine Status Charts**

PREFACE

Machine status charts record the valid machine status of various latches and registers at the end of each specified microinstruction in single cycle mode. Machine status charts are provided for:

1. Hardware System Reset
2. CPU Check-Out Microprogram
3. System Reset Microprogram
4. Initial Program Load Microprogram
5. Dump-Undump Microprogram
6. Selector Channel Microprogram

In order that the CPU check out will produce valid results, the hardware system reset must be successfully executed before entering the program. Thus, hardware system reset status provides a basic checking point in machine operation. This status can be displayed on the console panel by depressing the system reset pushbutton in single cycle mode, and the operation can be checked with the hardware system reset machine status chart. This operation is immediately followed by the CPU check-out microprogram. In the case of a solid failure in the CPU check-out section of system reset, the machine stops. If it is desired to loop on the error, use check restart because the normal CPU check-out loop is selected by the diagnostic control switch which is active only in the manual stop state. A failure during system reset will prevent the machine from reaching the manual stop state, thus the use of check restart. Machine status charts will also contain, where applicable, diagnostic hints in the form of descriptive notes. In addition the CAS statement is included on all status charts.

The two types of checks which will be detected by the CPU check-out microprogram are:

1. Hardware checks: Hard stop being forced with one of the check lights on panel A of the console.
2. Program checks: The program taking a wrong branch and ending at one of the microinstructions containing stop, i.e., EC200, EC211, ECW01, and ECW10.

The hardware checks are shown on the failure analysis diagrams. These notes are concerned with a failure which leads to a microprogram stop at one of the four preceding addresses.

In general, during the CPU check-out microprogram, the checks on the machine conditions are made two at a time and the pair is selected to be independent, so that a single failure will lead to just one of them failing. The program operates correctly and continues in the correct sequence if the branch is to EC201, EC210, ECW00 or ECW11; but a failure in either one of the machine conditions being tested will result in a stop. If the successful

branch depends on the CB condition being off and the CC condition being on, it is unlikely that one single machine failure will result in the CB condition being on at the same time as the CC condition is off.

When the microprogram stop is encountered, the first requirement is to determine the last program instruction being executed. At the time of stopping, ROAR and ROBAR will give no information to help determine this address.

One way of determining the address is to observe the register states and compare these with the list of expected register states given on pages ECZ0001 and ECW0001.

During execution of the program, the expected status occurs when any EC201 or EC210 is known. These instructions are each executed many times, and if a stop occurs at EC200 or EC211, it is assumed that one EC201 or EC210 should have been selected. The lists previously referenced show all the expected register states when EC201 and EC210 are being executed and corresponding with each state is the last microinstruction address (the one that should have been executed last in the correct program sequence). An identical list is generated for ECW0001 as for EC20001. Having determined the microinstruction executed, a full description of expected register and latch status CAS statement and descriptive notes are given on the appropriate charts.

The descriptive notes detail the checks that are taking place, and what circuitry should be suspected if wrong branches are taken. These notes should prove sufficient to isolate to a small section of circuitry, using the notes on one chart only, together with fault analysis diagrams which are sometimes added.

If it is not possible to determine the microinstruction being executed when the data error first occurred, resulting in a later deviation from the correct sequence, it may be necessary to single cycle particular numbers of steps through the program performing spot checks on the address to determine where the first deviation from the correct sequence occurs.

Pointers on page address: The page address can be found as follows:

example (in upper right-hand corner)

Page MIC.P0.024

Date 12 Jul 65

Chart ----- 24

The page address is MIC P024. This is derived from the "MIC P0" on the first line and "24" on the third line. Note that the date in the upper right-hand corner of the page shows when the chart was first issued. The date at the lower left-hand corner of the page shows when the page was revised.

MAJOR REVISION (April 1966)


This edition, Form 223-2858-0, obsoletes Forms 222-2858-0 and 222-2892-0. Minor changes are indicated by an asterisk (*) to the left of the subject headings on the Contents page. A section on the selector channel microprogram has been added.

Copies of this and other IBM publications can be obtained through IBM Branch Offices. Address comments concerning the contents of this publication to:
IBM Corporation, FE Manuals, Dept. B96, PO Box 390, Poughkeepsie, N.Y. 12602


Table of Contents

CPU and CHANNEL CHECKOUT	
Version Flow Charts	4
Flow Diagram	
Version 043 Only	5
Version 044 Only	6
Microprogram Charts:	
Version 000, 043, 044	MICP001-070 7
*Version 000 only	MICP072-113 8
*Version 043, 044	MICP072-109 9
*Version 043, 044	MICP111-159 10
*Version 043 only	MICP161-165 11
*Version 044 only	MICP161-166 12
Chart to Decode Last Microinstruction Address	
From the Register Value	13
*Machine Status Charts	15
DUMP-UNDUMP	
*Machine Status Charts	206
IPL (Initial Program Load)	
IPL Microprogram Charts	223
*Multiplex Channel IPL Check Points	226
*Machine Status Charts	227
Selector Channel	242
SC Microprogram Charts	242
Machine Status Charts	245


-- CPU AND CHANNEL CHECKOUT --



-- DUMP UNDUMP --





-- LOAD -- IPL CHECKPOINTS FOR MPX CHANNEL












-- NOTES --

- VERSION(000) - BASIC SYSTEM - MPX ONLY
- VERSION(043) - FIRST SELECTOR CHANNEL
- VERSION(044) - FIRST AND SECOND SELECTOR CHANNELS

























RUN 17 JAN 66



RUN 17 JAN 66




RUN 17 JAN 66



THESE THREE MICROINSTRUCTIONS ARE THE THREE FINAL CYCLES OF CPU CHECKOUT


TEST MICROINSTRUCTIONS



NOTE A


IF THE CHANNEL HAS NOT BEEN RESET, 502 BRANCHES TO 535 (MICP162) INSTEAD OF 534 AND THE CHANNEL CHECKOUT IS NOT EXECUTED.

RUN 17 JAN 66



THESE THREE MICROINSTRUCTIONS ARE THE THREE FINAL CYCLES OF CPU CHECKOUT

TEST MICROINSTRUCTIONS



NOTE A

IF HSSC1 HAS NOT BEEN RESET, 502 BRANCHES TO 535 INSTEAD OF 534 AND HSSC1 WILL NOT BE CHECKED OUT. FURTHER, IF HSSC2 HAS NOT BEEN RESET EITHER, BRANCHING WILL OCCUR FROM 535 TO 536, THENCE TO EXIT SO THAT HSSC2 WILL NOT BE CHECKED OUT. IF HSSC2 HAS BEEN RESET, 535 WILL BRANCH TO 534 AND HSSC2 WILL BE CHECKED OUT.

NOTE B

IF HSSC2 HAS JUST BEEN CHECKED OUT, 504 WILL BRANCH DIRECTLY TO 536 AND THENCE TO EXIT.

NOTE C

IF HSSC2 HAS BEEN RESET, BRANCHING FROM 535 BACK TO 534 WILL OCCUR AND HSSC2 WILL BE CHECKED OUT (SEE NOTE A). OTHERWISE, SEQUENCING WILL LEAD TO 536 AND EXIT.

RUN 17 JAN 66

STOP AT 0EC OR 0EF						STOP AT 07D OR 07E					
C REG.	D REG.	A REG.	B REG.	LAST RDS ADDRESS IN HEX.	SIMULATION PAGE NUMBER	C REG.	D REG.	A REG.	B REG.	LAST RDS ADDRESS IN HEX.	SIMULATION PAGE NUMBER
00000	0000	00000	5555	0C1	5.	00000	0000	00000	XX55	045	3.
004EB	F0EB	00455	E0EB	0DF	54.	00000	D500	05555	5555	04A	7.
01938	1938	3E0C0	C7FF	0C3	74.	004EB	F0EB	00455	04EB	04D	52.
03900	3902	00165	3900	0C6	31.	01938	1938	3E0C0	C738	046	72.
05500	5555	05555	46EB	0CA	42.	01938	B8A6	3E0C0	C6FF	05E	76.
05555	D500	05555	FF55	0C0	9.	03900	3902	00165	3900	041	29.
06000	FFEB	0FF55	46EB	0E9	47.	05500	46EB	0FF55	46EB	05C	44.
07777	XXXX	00000	1090	0E0	103	05555	5555	00165	5555	055	37.
07777	XXXX	00000	20A0	0D1	97.	05555	5555	05555	0055	0FC	40.
07777	XXXX	00000	7777	0C5	107.	06000	FFEB	00455	FFEB	049	49.
099E0	0000	00000	0000	0FE	165.	07777	XXXX	00000	7777	052	105.
0B8A6	00A6	038C0	8042	0D4	82.	07777	XXXX	00000	7777	04E	109.
0C038	E0EB	0C038	E0C0	0DD	58.	080A6	8042	0B8A6	8042	051	87.
0E0C0	70C0	0C038	C738	0CF	66.	09000	3902	00165	3900	047	33.
0E0C0	E000	0C038	70C0	0D8	62.	0B8A6	B8A6	038C0	80FF	056	79.
0FFFF	D500	00100	5555	0DE	13.	0C038	E000	0C038	E0C0	058	60.
100FF	3902	00165	0000	0D3	27.	0C038	E0EB	00455	E0EB	05D	56.
100FF	3902	00165	9065	0C7	23.	0E0C0	70C0	0C038	70E0	04F	64.
100FF	5555	00165	0065	0FD	19.	0FFD5	D500	05555	5555	05F	11.
160A6	8042	0B8A6	B8A6	0D0	89.	0FFFF	D500	00165	5555	04B	15.
338A6	0000	0B8A6	8042	0C8	85.	100FF	3902	00165	0065	04C	21.
3E0C0	1938	3E0C0	C738	0D9	70.	100FF	9902	00165	9065	053	25.
						160C0	60A6	0B8A6	B8A6	057	91.
						3E0C0	C738	0C038	C738	059	68.

STOP AT 53D OR 53E

A REGISTER	B REGISTER	C REGISTER	D REGISTER	S REGISTER	T REGISTER	LAST RDS ADDR (HEX)	MSC PAGE NUMBER
0,XX,XX	77,77	0,77,10	77,77	3,00,55	00,00	53A	115
0,00,00	77,77	0,AA,55	AA,55	0,AA,55	00,00	513	120
0,00,00	77,77	0,AA,55	00,55	0,77,77	00,00	508	124
0,00,00	AA,55	0,AA,55	39,00	0,77,77	77,00	539	127
0,00,00	AA,55	0,77,77	39,00	0,77,77	77,00	506	129
0,00,00	AA,55	0,77,77	77,10	0,39,00	77,99	51A	133
0,00,00	AA,55	0,77,77	77,77	0,01,65	77,99	519	136
0,50,55	55,99	0,77,77	50,55	0,01,65	77,EE	538	141
0,50,55	39,00	0,77,77	50,55	0,01,21	77,EE	50A	143
0,39,00	39,00	0,99,E0	01,21	0,01,CC	77,EE	509	147
0,39,00	39,00	0,99,E0	99,E0	0,01,CC	77,EE	505	149
0,39,00	AA,55	0,99,E0	CC,E0	0,01,CC	77,EE	507	152
0,FF,00	77,EE	0,99,E0	FF,00	0,01,CC	77,EE	52F	155
0,77,77	77,77	0,99,E0	22,00	0,00,00	77,EE	51F	159

WHEN TWO CHANNELS ARE INSTALLED, THE CHANNEL WHICH IS BEING CHECKED OUT CAN BE IDENTIFIED AS FOLLOWS

CHANNEL 1 BEING CHECKED OUT GENERAL PURPOSE STAT Y3 ■ 1, Y2 ■ 0

CHANNEL 2 BEING CHECKED OUT GENERAL PURPOSE STAT Y3 ■ 0, Y2 ■ 1

A CHANNEL WHICH HAS BEEN RESET, AND WHICH IS THEREFORE TO BE CHECKED OUT BY THE MICROPROGRAM, MAY BE IDENTIFIED FROM THE CONTENTS OF LOCAL STORAGE LOCATION 0 BYTE 0 AS FOLLOWS

CHANNEL 1 RESET, BIT 5 ■ 0 (1 IF NOT RESET).

CHANNEL 2 RESET, BIT 6 ■ 0 (1 IF NOT RESET).

THIS STATE IS NOT DISTURBED BY THE CHECKOUT MICROPROGRAM.

SENSE LATCHES				CONTROL LATCHES				CONDITIONS				CONDITIONS										
A0	A1	A2	A3	B0	B1	B2	B3	H-STOP	LOG	DSAB	DP1	S TO SAB	SC1	SC2	PMA	IMA	I-O	YCI	YCD	ASCII		
0	0	1	1	X	X	X	X	1	0	X	X	X	X			X	X	X	X	X	X	
B0	B1	B2	B3	D0	D1	E0	E1	MISCELLANEOUS				STATS-				YA	YB	YD	YE			
0	0	0	0	X	X	X	X	THESE LATCHES ARE NOT DISPLAYED				P	X00X	XXXX	XXX	1	XX	X00X	XXXX	XXXX	XXXX	
C0	C1	C2	C3	E2	E3	F0	G0	REG F	YC	ALU EX DP	SKEW	EARLY B COND				ALU CONT.	SKEW SELECT	ALU BIN OUT				
0	0	0	0	X	X	X	X	P	XXXXX	X	P XXX	P	XXXX	P	XXXX	X	P	XXXX	XXXX	XXXX	XXXX	
D0	D1	E0	E1					EARLY B COND	INCREM -1 -2 +1	CONTROL	X X X	EARLY C COND				LSAR REGISTER	ROBAR					
1	0	0	0	X	X	X	X	X				X		P	X	XXXX	XXXX	XXXX	XXXX			
E2	E3	F0	G0					DESTINATION H-J-O				H REGISTER				1	0	0000	0000	0101		
0	0	1	1											P	XXXX	XXXX						
G1	H0	H1	H2					DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT	J REGISTER	ROSCAR						
1	1	1	1					X	X	X	X	X	X	P	XXXX	XXXX	X	X	XXXX	XXXX	XXXX	
H3	H4	J0	J1					READ	SECOND MS CYCLE	WRITE												
0	1	1	1					X	X	X												
J2	K0	L0	L1	LO	L1			EXT MASK		HALT												
0	0	0	0	X	X			X		X												
L2	M0	M1	M2	L2	M0	M1	M2															
0	0	0	1	X	X	X	X															
M3	N0	N1	N2	M3	N0	N1	N2															
0	1	1	1	X	X	X	X															
N3	P0	P1	P2	N3																		
1	0	0	0	X																		
Q0	Q1	Q2	Q3																			
1	0	1	0																			
R0	R1	R2	S0																			
1	0	1	1																			
T0	T1	JX	PX																			
1	0	0	0																			

DESCRIPTIVE NOTES

THE INITIAL MACHINE STATUS IS SHOWN ABOVE. IT RESULTS FROM EITHER PERFORMING HARDWARE SYSTEM RESET, OR FROM EXECUTING THE LOG-OUT MICROPROGRAM. THE Y STATS WILL BE SET AS FOLLOWS TO INDICATE THE METHOD OF ENTRY.

1. HARDWARE SYSTEM RESET CAUSED BY
 - A. DEPRESSION OF SYSTEM RESET BUTTON
YA #0000, YB #0000, HALT LATCH #1
 - B. DEPRESSION OF LOAD BUTTON
YA #0000, YB #0000, LOAD STAT (Y15) #1
 - C. DEPRESSION OF START BUTTON WITH DIAGNOSTIC SELECT SWITCH SET TO CPU POSITION
YA #1001, YB #0000
2. FOLLOWING A LOG-OUT
YA #0000, YB #XXX1
Y4, Y5, Y6 ARE SET TO INDICATE WHICH CHANNELS HAVE BEEN RESET.

NOTE

IF AN INVALID INITIAL STATUS RESULTS FROM THE MEMORY BUSY LATCH FAILING TO RESET, THEN IT MAY BE NECESSARY TO REMOVE POWER TO RESET THIS LATCH.

NOTE 2

ALL FOLLOWING CHARTS ASSUME ENTRY TO THE CHECKOUT PROGRAM BY DEPRESSION OF THE SYSTEM RESET BUTTON.

SYSTEM RESET
HARDWARE
CYCLE

SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3				
0	0	0	1				
B0	B1	B2	B3	B0	B1	B2	B3
0	0	0	0	0	0	0	0
C0	C1	C2	C3				
0	0	0	1				
D0	D1	E0	E1	D0	D1	E0	E1
1	0	1	0	1	0	0	0
E2	E3	F0	G0	E2	E3		
1	0	0	1	0	0		
G1	H0	H1	H2				
1	0	0	0				
H3	H4	J0	J1				
1	0	0	0				
J2	K0	L0	L1	L0	L1		
1	0	0	0	0	0		
L2	M0	M1	M2	L2	M0	M1	M2
1	0	0	1	0	0	0	1
M3	N0	N1	N2	M3	N0	N1	N2
0	0	0	0	0	1	1	1
N3	P0	P1	P2	N3			
1	0	0	0	1			
Q0	Q1	Q2	Q3				
0	0	0	0				
R0	R1	R2	S0				
1	1	0	1				
T0	T1	JX	PX				
0	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
1 00000	0	1 000	1 0000		
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND		
0	1 0 0	1 0 0	0		
	DESTINATION	H-J-O			
		1 0 0			
DUMP	UNDUMP	UNDUMP	INH	CHAN	MP IRPT
0	0	0	0	0	0
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
X	X	0	X	0	X
STATS-	YA	YB	YD	YE	
1	0000	0000	000	1 00	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 0	1 0000 0000	0001 0000			
LSAR REGISTER	ROBAR				
1 0000 0000	1 0 0000 0000 0101				
H REGISTER	ROAR				
1 0000 0000	0 0 0000 1100 0100				
J REGISTER	ROSCAR				
P XXXX XXXX	X X XXXX XXXX XXXX				
1 000	1 1111 1111 1	1 1111 1111			
A REGISTER					
1 000	1 0000 0000	1 0000 0000			
S REGISTER					
P XXX P	XXXX XXXX	P XXXX XXXX			
B REGISTER					
P XXXX XXXX	P XXXX XXXX				
C REGISTER					
P XXX P	XXXX XXXX	P XXXX XXXX			
D REGISTER					
1 0000 0000	1 0000 0000				
EX REG	P REGISTER	Q REGISTER			
1 000	1 0000 0000	1 0000 0000			
CHECKS	IF REGISTER				
1 0000 0000	1 0000 0000				
INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX				
CHANNEL CONTROLS					
XXX	0000 0000	0000 0000			
CHANNEL DISPLAY					
T0	T1				
P XXXX XXXX	P XXXX XXXX				
W0	W1				
X XXXX XXXX	X XXXX XXXX				
W2	W3				
X XXXX XXXX	P XXXX XXXX				
W3	W4				
X XXXX XXXX	X XXXX XXXX				
SP -DATA -KEY					
1 0000 0000					

DESCRIPTIVE NOTES

FUNCTION OF BOX

THE Y STATS HAVE BEEN SET UP TO INDICATE WHICH ENTRY WAS MADE INTO THE PROGRAM. IF THE ENTRY HAS BEEN FROM PUSHING THE LOAD BUTTON, NONE OF YO-Y7 WILL BE ON, BUT THE LOAD STAT WILL BE ON. THIS STAT WILL SERVE TO DIFFERENTIATE BETWEEN SYSTEM RESET KEY BEING DEPRESSED AND THE LOAD BUTTON BEING DEPRESSED. THE OTHER ENTRIES, FROM LOGOUT, AND SETTING THE DIAGNOSTIC CONTROL SWITCH TO CPU AND PUSHING THE START KEY, WILL FORCE CERTAIN OF THE YO-Y7 STATS ON. THE STATS ARE SAVED IN THE NEXT MICROINSTRUCTION 002 IN LOCAL STORAGE LOCATION 0. IN THE PRESENT MICROINSTRUCTION THEY ARE MOVED TEMPORARILY INTO THE A0 REGISTER. THE H REGISTER IS SET TO 00(HEX) AS THE LOCAL STORAGE ADDRESS. AT THE SAME TIME THE F (ALU FUNCTION) REGISTER, AND THE DIRECT CARRY STAT ARE RESET. CPU MODE IS ALSO SET ON.

01 — 005
 E 0000,OR 0 C
 A Z+Y→A0
 L BE→L L→H
 D LSTOR→Z
 C CPU
 |
 S2 — XX — SB

SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
1	1	1	1	0	0	0	0
B0	B1	B2	B3	D0	D1	E0	E1
0	1	1	0	1	0	1	0
C0	C1	C2	C3	E2	E3		
0	0	1	1	1	0		
D0	D1	E0	E1				
0	0	0	1				
E2	E3	F0	G0				
0	1	0	1				
G1	H0	H1	H2				
1	0	0	0				
H3	H4	J0	J1				
0	0	0	0				
J2	K0	L0	L1	L0	L1		
1	0	1	1	0	0		
L2	M0	M1	M2	L2	M0	M1	M2
0	0	1	1	1	0	0	1
M3	N0	N1	N2	M3	N0	N1	N2
1	0	1	0	0	0	0	0
N3	P0	P1	P2	N3			
0	1	1	1	1			
Q0	Q1	Q2	Q3				
1	0	0	0				
R0	R1	R2	S0				
1	0	1	0				
T0	T1	JX	PX				
0	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
1 00000	0	1 000	1 0000		
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND		
0	0 0 0	0 0 0	0		
	DESTINATION	H-J-O			
		1 0 0			
DUMP	UNDUMP	UNDUMP INH	CHAN MP	IRPT	
0	0	0	0	0	
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			


CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
X	X	0	X	0	X
STATS-	YA	YB	YD	YE	
1	1010	0000	000	1 00	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 0	1 0000 0000	0000 0000			
LSAR REGISTER	ROBAR				
1 0000 0000	0 0 0000 1100 0100				
H REGISTER	ROAR				
1 0000 0000	0 0 0000 0100 0101				
J REGISTER	ROSCAR				
P XXXX XXXX	X X XXXX XXXX XXXX				
	R REGISTER				
1 000	1 0000 0000	1 0000 0000			
	A REGISTER				
1 000	1 0000 0000	1 0000 0000			
	S REGISTER				
P XXX	P XXXX XXXX	P XXXX XXXX			
	B REGISTER				
	P XXXX XXXX	P XXXX XXXX			
	C REGISTER				
P XXX	P XXXX XXXX	P XXXX XXXX			
	D REGISTER				
	1 0000 0000	1 0000 0000			
EX REG	P REGISTER	Q REGISTER			
1 000	1 0000 0000	1 0000 0000			
	CHECKS	IF REGISTER			
	1 0000 0000	1 0000 0000			
	INTERFACE CONTROLS				
	XXXX XXXX	XXXX XXXX			
	CHANNEL CONTROLS				
XXX	0000 0000	0000 0000			
	CHANNEL DISPLAY				
	TO	T1			
P XXXX XXXX	P XXXX XXXX				
	W0	W1			
X XXXX XXXX	X XXXX XXXX				
	W2				
X XXXX XXXX	P XXXX XXXX				
	W3	W4			
X XXXX XXXX	X XXXX XXXX				
	SP -DATA -KEY				
	1 0000 0000				

DESCRIPTIVE NOTES

FUNCTION OF BOX

THE A REGISTER CONTENTS ARE TRANSFERRED TO LOCAL STORAGE LOCATION (0).

A0 CONTAINED THE ENTRY STATUS OF THE YA AND YB STATS, AND THESE ARE USED AFTER THIS MICROPROGRAM AND THE SYSTEM RESET MICROPROGRAM ARE COMPLETED TO DETERMINE WHICH ENTRY CONDITION INITIATED THE CPU CHECK OUT MICROPROGRAM.
A0 IS RESET BY THE ALU OPERATION.
THE YA STATS ARE SET WITH Y0 AND Y2 ON FOR FUTURE CHECKS.



SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB												
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2											
0	0	1	1					1	0	0	0	X	X											
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS				CONDITIONS												
1	1	1	1	0	1	1	0	THESE LATCHES ARE NOT DISPLAYED				PMA	IMA	I=0	YCI	YCD	ASCII							
C0	C1	C2	C3					REG F	YC	ALU EX OP	SKEW	X	X	0	X	0	X							
0	0	0	1					1	0000	0	1 000	1 0000	STATS-	YA	YB	YD	YE							
D0	D1	E0	E1	D0	D1	E0	E1	EARLY B COND	INCREMENT	-1	-2	+1	EARLY C COND	1	1010	0101	000	1 00						
0	0	0	0	0	0	0	1	0	CONTROL	0	0	0	0	ALU CONT.	SKEW SELECT	ALU BIN OUT	1	1111	0	1	0101	0000	0101	0101
E2	E3	F0	G0	E2	E3			DESTINATION	H	J	0	LSAR REGISTER	ROBAR	1	0000	0101	0	0	0000	0100	0101			
0	0	0	1	0	1			0	0	0	1	H REGISTER	ROAR	1	0000	0000	0	0	0000	0111	1111			
G1	H0	H1	H2					DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT	J REGISTER	ROSCAR	P	XXXX	XXXX	X	X	XXXX	XXXX	XXXX
1	0	0	0					0	0	0	0	0	0	0	1	000	1	0000	0000	1	0000	0000		
H3	H4	J0	J1					READ	SECOND MS CYCLE	WRITE				A REGISTER										
0	0	0	0					0	0	0				1	000	1	0000	0000	1	0000	0000			
J2	K0	L0	L1	L0	L1			EXT MASK		HALT				S REGISTER										
0	0	0	0	1	1			0		0				P	XXX	P	XXXX	XXXX	P	XXXX	XXXX			
L2	M0	M1	M2	L2	M0	M1	M2							B REGISTER										
0	1	1	1	0	0	1	1							P	XXX	P	XXXX	XXXX	1	0101	0101			
M3	N0	N1	N2	M3	N0	N1	N2							C REGISTER										
0	0	0	0	1	0	1	0							1	000	1	0000	0000	1	0000	0000			
N3	P0	P1	P2	N3										D REGISTER										
0	0	0	0	0										1	000	1	0000	0000	1	0000	0000			
Q0	Q1	Q2	Q3											EX REG	P REGISTER	Q REGISTER	1	000	1	0000	0101	1	0101	0000
0	1	1	0											1	000	1	0000	0000	1	0000	0000			
R0	R1	R2	S0											CHECKS	IF REGISTER	1	0000	0000	1	0000	0000			
0	0	0	0											INTERFACE CONTROLS	XXXX	XXXX	XXXX	XXXX						
T0	T1	JX	PX											CHANNEL CONTROLS	0000	0000	0000	0000						
1	0	0	0											CHANNEL DISPLAY										
														T0	T1	P	XXXX	XXXX	P	XXXX	XXXX			
														W0	W1	X	XXXX	XXXX	X	XXXX	XXXX			
														W2	W3	X	XXXX	XXXX	P	XXXX	XXXX			
														W3	W4	X	XXXX	XXXX	X	XXXX	XXXX			
														SP = DATA -KEY	1	0000	0000							

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- 1 A CHECK IS MADE THAT THE Y2 STAT IS ON. IF A BRANCH TO A STOP IN 07D OCCURS, CHECK THE Y2 SETTING. IF IT IS CORRECT, SUSPECT THE CB FIELD DECODING IN THIS MICROINSTRUCTION. IF IT IS WRONG, SUSPECT THE OPERATION IN THE PREVIOUS MICROINSTRUCTION 002.
- 2 L4#0 IS CHECKED ON. IF A BRANCH TO A STOP IN 07E OCCURS, CHECK THE SETTING OF THE LSAR REGISTER. IF THIS IS CORRECT, SUSPECT THE L4#0 CIRCUITRY OR THE CC FIELD DECODING. IF IT IS WRONG, SUSPECT THE SETTING OF LSAR FROM THE (EB) OPERATION IN THIS CYCLE.
- 3 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 0C1, MICROINSTRUCTION 005, CHECK THE SETTING OF THE DO REGISTER. THIS SHOULD BE ZERO AND IF IT IS NOT, THEN THE DIAGNOSIS WILL DEPEND ON WHICH ENTRY WAS MADE TO THE MICROPROGRAM. SYSTEM RESET AND LOAD ENTRIES SHOULD FORCE A HARDWARE RESET OF THE D REGISTER, THE OTHER ENTRIES FROM LOG-OUT AND ON CYCLING THE CPU CHECK OUT SHOULD RESET THE D REGISTER PRIOR TO ENTERING THIS MICROPROGRAM. THUS IF THE DO REGISTER IS NOT ZERO, IT WILL BE NECESSARY TO CHECK THE MECHANISM OF THE ENTRIES WHICH SHOULD FORCE THE ZERO STATE.

FUNCTIONS OF BOX

THE B1 REGISTER IS FILLED WITH A PATTERN 55 (HEX) WHICH IS USED LATER IN THE MAIN STORAGE READ AND WRITE TEST. THE C REGISTER IS FILLED WITH ZEROES, RATHER THAN THE INDETERMINATE VALUE IT HELD BEFORE. IT IS NOT RESET DURING THE HARDWARE SYSTEM RESET CYCLES. THE YB STATS ARE SET WITH Y5 AND Y7 ON AND THE Y4 AND Y6 OFF FOR LATER CHECKS.

XX — 045
 E 0101 → YB
 A 0E → E0 → B1
 L BE → L
 D A → C
 C CPU
 R Y2
 S5 — ** → SE

SENSE LATCHES			
A0	A1	A2	A3
1	0	1	1
B0	B1	B2	B3
0	1	1	1
C0	C1	C2	C3
0	1	0	0
D0	D1	E0	E1
0	0	0	1
E2	E3	F0	G0
0	1	0	1
G1	H0	H1	H2
1	0	0	0
H3	H4	J0	J1
0	0	0	0
J2	K0	L0	L1
1	0	0	1
L2	M0	M1	M2
1	0	1	1
M3	N0	N1	N2
0	0	1	0
N3	P0	P1	P2
0	1	1	1
Q0	Q1	Q2	Q3
1	0	0	0
R0	R1	R2	S0
0	0	0	0
T0	T1	JX	PX
0	0	0	0

CONTROL LATCHES			
B0	B1	B2	B3
1	1	1	1
D0	D1	E0	E1
0	0	0	0
E2	E3		
0	0		
L0	L1		
0	0		
L2	M0	M1	M2
0	1	1	1
M3	N0	N1	N2
0	0	0	0
N3			
0			

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X


MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
1 0000	0	1 000	1 0000		
EARLY B COND	INCREMENT	-1 -2 +1	CONTROL	0 0 0	EARLY C COND
0					0
	DESTINATION	H-J-0			
		0 0 1			
DUMP	UNDUMP	UNDUMP	INH	CHAN	MP IRPT
0	0	0	0	0	0
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
X	X	0	X	0	X
STATS-	YA	YB	YD	YE	
1	1010	0101	000	1 00	
ALU CONT.	SKEW	SELECT	ALU BIN	OUT	
1	1111	0	1	0000 0000	0000 0000
LSAR REGISTER	ROBAR				
1	0000 0000	0	0	0000 0111	1111
H REGISTER	ROAR				
1	0000 0000	0	0	0000 1100	0001
J REGISTER	ROSCAR				
P	XXXX XXXX	X	X	XXXX XXXX	XXXX
R REGISTER					
1	000	1	0000 0000	1	0000 0000
A REGISTER					
1	000	1	0000 0000	1	0000 0000
S REGISTER					
P	XXX	P	XXXX XXXX	P	XXXX XXXX
B REGISTER					
P	XXXX XXXX	1	0101	0101	
C REGISTER					
1	000	1	0000 0000	1	0000 0000
D REGISTER					
1	0000 0000	1	0000 0000		
EX REG	P REGISTER	Q REGISTER			
1	000	1	0000 0000	1	0000 0000
CHECKS	IF REGISTER				
1	0000 0000	1	0000 0000		
INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX				
CHANNEL CONTROLS					
0000 0000	0000 0000				
CHANNEL DISPLAY					
T0	T1				
P	XXXX XXXX	P	XXXX XXXX		
W0	W1				
X	XXXX XXXX	X	XXXX XXXX		
W2	W3				
X	XXXX XXXX	P	XXXX XXXX		
W4	W5				
X	XXXX XXXX	X	XXXX XXXX		
SP -DATA	-KEY				
1	0000 0000				

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE DO REGISTER BITS 0-3. DO IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. DO IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES A0 A1 A2 A3 0 0 0 1 B0 B1 B2 B3 1 1 1 1 C0 C1 C2 C3 0 0 0 0 D0 D1 E0 E1 0 0 0 0 E2 E3 F0 G0 0 0 1 1 G1 H0 H1 H2 1 0 0 0 H3 H4 J0 J1 0 0 0 0 J2 K0 L0 L1 0 0 0 0 L2 M0 M1 M2 0 0 1 1 M3 N0 N1 N2 1 0 0 0 N3 P0 P1 P2 0 0 0 0 Q0 Q1 Q2 Q3 0 0 1 0 R0 R1 R2 S0 0 0 0 0 T0 T1 JX PX 1 0 0 0				CONTROL LATCHES B0 B1 B2 B3 0 1 1 1 D0 D1 E0 E1 0 0 0 1 E2 E3 0 1 L0 L1 0 1 L2 M0 M1 M2 1 0 1 1 M3 N0 N1 N2 0 0 1 0 N3 0				CONDITIONS H-STOP LOG DSAB DP1 1 0 0 0 S TO SAB SC1 SC2 X X			
MISCELLANEOUS											
THESE LATCHES ARE NOT DISPLAYED											
REG F		YC		ALU EX OP		SKEW					
1 0000		0		1 000		1 0000					
EARLY B COND		INCREMENT -1 -2 +1		CONTROL 0 0 0		EARLY C COND					
0		DESTINATION H-J 0		0 0 1		0					
DUMP		UNDUMP		UNDUMP		INH					
0		0		0		0					
READ		SECOND MS CYCLE		WRITE							
0		0		0							
EXT MASK				HALT							
0				0							

DESCRIPTIVE NOTES


CHECKS TAKING PLACE

- 1 Y4 IS CHECKED OFF.
 IF A BRANCH TO A STOP IN DEF OCCURS AFTER THIS MICROINSTRUCTION, CHECK THE SETTING OF THE Y4 STAT AFTER EXECUTING MICROINSTRUCTION 003. ALTHOUGH THE YB#5 OPERATION ALSO EXISTS IN THE PRESENT MICROINSTRUCTION 005, THIS CURRENT ONE WOULD BE TOO LATE TO AFFECT THE SETTING OF Y4 BEING TESTED AS THE TEST IS PERFORMED ON THE PREVIOUS VALUE. IF Y4 WAS CORRECT, SUSPECT THE CB FIELD DECODING. IF INCORRECT, SUSPECT THE SETTING IN THE PREVIOUS MICROINSTRUCTION.
- 2 ALU#0 IS CHECKED ON.
 IF A BRANCH TO A STOP IN DEC OCCURS, CHECK THE SETTING OF THE B0 REGISTER. IF THIS IS CORRECT, SUSPECT THE ALU#0 CIRCUITRY OR THE CC FIELD DECODING. IF IT IS INCORRECT, SUSPECT THE CURRENT ALU OPERATION.
- 3 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 04A MICROINSTRUCTION 007, CHECK THE SETTING OF B1 REGISTER BITS (0-3). IF THEY ARE WRONG, SUSPECT THE ALU OPERATION IN MICROINSTRUCTION 003.

FUNCTIONS OF BOX

THE B0 REGISTER IS FILLED WITH 55(HEX) TO COMPLETE THE MEMORY CHECK PATTERN 5555(HEX) IN THE B REGISTER. THE H AND J REGISTERS ARE SET TO ZERO.

CONDITIONS					
PMA	IMA	I=0	YCI	YCD	ASCII
X	X	0	X	0	X
STATS-		YA	YB	YD	YE
1		1010	0101	000	1 00
ALU CONT.		SKEW SELECT		ALU BIN OUT	
1 1111 0		1 0101 0000		0101 0101	
LSAR REGISTER			ROBAR		
1 0000 0101			0 0 0000 1100 0001		
H REGISTER			ROAR		
1 0000 0000			1 0 0000 1110 1101		
J REGISTER			ROSCAR		
1 0000 0000			X X XXXX XXXX XXXX		
R REGISTER					
1 000 1 0000 0000 1 0000 0000					
A REGISTER					
1 000 1 0000 0000 1 0000 0000					
S REGISTER					
P XXX P XXXX XXXX P XXXX XXXX					
B REGISTER					
1 0101 0101 1 0101 0101					
C REGISTER					
1 000 1 0000 0000 1 0000 0000					
D REGISTER					
1 0000 0000 1 0000 0000					
EX REG		P REGISTER		Q REGISTER	
1 000		1 0000 0101		1 0101 0000	
CHECKS		IF REGISTER			
1 0000 0000		1 0000 0000			
INTERFACE CONTROLS					
XXXX XXXX XXXX XXXX					
CHANNEL CONTROLS					
XXX 0000 0000 0000 0000					
CHANNEL DISPLAY					
TO		T1			
P XXXX XXXX		P XXXX XXXX			
W0		W1			
X XXXX XXXX		X XXXX XXXX			
W2		W3			
X XXXX XXXX		P XXXX XXXX			
W3		W4			
X XXXX XXXX		X XXXX XXXX			
SP -DATA -KEY 1 0000 0000					




SENSE LATCHES				CONTROL LATCHES				CONDITIONS																																																																																																																																																																																																																																																																								
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	S TO SAB	SC1	SC2																																																																																																																																																																																																																																																																		
1	1	1	1					1	0	0	0	X	X																																																																																																																																																																																																																																																																			
B0	B1	B2	B3	B0	B1	B2	B3	<table border="1"> <thead> <tr> <th colspan="4">MISCELLANEOUS</th> </tr> <tr> <th colspan="4">THESE LATCHES ARE NOT DISPLAYED</th> </tr> <tr> <td>REG F</td><td>YC</td><td>ALU EX OP</td><td>SKEW</td> </tr> <tr> <td>1 00000</td><td>0</td><td>1 000</td><td>1 0000</td> </tr> <tr> <td>EARLY B COND</td><td>INCREMENT -1 -2 +1 CONTROL</td><td>0 0 0</td><td>EARLY C COND</td> </tr> <tr> <td>0</td><td>DESTINATION H-J-D</td><td>0 0 1</td><td>0</td> </tr> <tr> <td>DUMP</td><td>UNDUMP</td><td>UNDUMP</td><td>INH</td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>READ</td><td>SECOND MS CYCLE</td><td>WRITE</td><td></td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td></td> </tr> <tr> <td>EXT MASK</td><td></td><td>HALT</td><td></td> </tr> <tr> <td>0</td><td></td><td>0</td><td></td> </tr> </thead></table>							MISCELLANEOUS				THESE LATCHES ARE NOT DISPLAYED				REG F	YC	ALU EX OP	SKEW	1 00000	0	1 000	1 0000	EARLY B COND	INCREMENT -1 -2 +1 CONTROL	0 0 0	EARLY C COND	0	DESTINATION H-J-D	0 0 1	0	DUMP	UNDUMP	UNDUMP	INH	0	0	0	0	READ	SECOND MS CYCLE	WRITE		0	0	0		EXT MASK		HALT		0		0																																																																																																																																																																																																																			
MISCELLANEOUS																																																																																																																																																																																																																																																																																
THESE LATCHES ARE NOT DISPLAYED																																																																																																																																																																																																																																																																																
REG F	YC	ALU EX OP	SKEW																																																																																																																																																																																																																																																																													
1 00000	0	1 000	1 0000																																																																																																																																																																																																																																																																													
EARLY B COND	INCREMENT -1 -2 +1 CONTROL	0 0 0	EARLY C COND																																																																																																																																																																																																																																																																													
0	DESTINATION H-J-D	0 0 1	0																																																																																																																																																																																																																																																																													
DUMP	UNDUMP	UNDUMP	INH																																																																																																																																																																																																																																																																													
0	0	0	0																																																																																																																																																																																																																																																																													
READ	SECOND MS CYCLE	WRITE																																																																																																																																																																																																																																																																														
0	0	0																																																																																																																																																																																																																																																																														
EXT MASK		HALT																																																																																																																																																																																																																																																																														
0		0																																																																																																																																																																																																																																																																														
C0	C1	C2	C3					<table border="1"> <thead> <tr> <th colspan="6">CONDITIONS</th> </tr> <tr> <td>PMA</td><td>IMA</td><td>I-O</td><td>YCI</td><td>YCD</td><td>ASCII</td> </tr> <tr> <td>X</td><td>X</td><td>0</td><td>X</td><td>0</td><td>X</td> </tr> <tr> <td>STATS-</td><td>YA</td><td>YB</td><td>YD</td><td>YE</td><td></td> </tr> <tr> <td>1</td><td>1010</td><td>0101</td><td>000</td><td>1 00</td><td></td> </tr> <tr> <td>ALU CONT.</td><td>SKEW SELECT</td><td>ALU BIN OUT</td><td></td><td></td><td></td> </tr> <tr> <td>1 1111 0</td><td>1 0101 0101</td><td>0101 0101</td><td></td><td></td><td></td> </tr> <tr> <td>LSAR REGISTER</td><td>ROBAR</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0000 0000</td><td>1 0 0000 1110 1101</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>H REGISTER</td><td>ROAR</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0000 0000</td><td>0 0 0000 0100 1010</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>J REGISTER</td><td>ROSCAR</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0000 0000</td><td>X X XXXX XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td>R REGISTER</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 000</td><td>1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>A REGISTER</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 000</td><td>1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td> </tr> <tr> <td>P XXX</td><td>P XXXX XXXX</td><td>P XXXX XXXX</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>B REGISTER</td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td>1 0101 0101</td><td>1 0101 0101</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>C REGISTER</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 000</td><td>1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>D REGISTER</td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td>1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td> </tr> <tr> <td>EX REG</td><td>P REGISTER</td><td>Q REGISTER</td><td></td><td></td><td></td> </tr> <tr> <td>1 000</td><td>1 0000 0000</td><td>1 0101 0101</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>CHECKS</td><td>IF REGISTER</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>INTERFACE CONTROLS</td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td>XXXX XXXX</td><td>XXXX XXXX</td><td></td><td></td><td></td> </tr> <tr> <td>XXX</td><td>CHANNEL CONTROLS</td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td>0000 0000</td><td>0000 0000</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>CHANNEL DISPLAY</td><td></td><td></td><td></td><td></td> </tr> <tr> <td></td><td>TO</td><td>T1</td><td></td><td></td><td></td> </tr> <tr> <td>P</td><td>XXXX XXXX</td><td>P XXXX XXXX</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>W0</td><td>W1</td><td></td><td></td><td></td> </tr> <tr> <td>X</td><td>XXXX XXXX</td><td>X XXXX XXXX</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>W2</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>X</td><td>XXXX XXXX</td><td>P XXXX XXXX</td><td></td><td></td><td></td> </tr> <tr> <td></td><td>W3</td><td>W4</td><td></td><td></td><td></td> </tr> <tr> <td>X</td><td>XXXX XXXX</td><td>X XXXX XXXX</td><td></td><td></td><td></td> </tr> <tr> <td></td><td></td><td>SP -DATA -KEY</td><td></td><td></td><td></td> </tr> <tr> <td></td><td></td><td>1 0000 0000</td><td></td><td></td><td></td> </tr> </thead></table>							CONDITIONS						PMA	IMA	I-O	YCI	YCD	ASCII	X	X	0	X	0	X	STATS-	YA	YB	YD	YE		1	1010	0101	000	1 00		ALU CONT.	SKEW SELECT	ALU BIN OUT				1 1111 0	1 0101 0101	0101 0101				LSAR REGISTER	ROBAR					1 0000 0000	1 0 0000 1110 1101					H REGISTER	ROAR					1 0000 0000	0 0 0000 0100 1010					J REGISTER	ROSCAR					1 0000 0000	X X XXXX XXXX XXXX						R REGISTER					1 000	1 0000 0000	1 0000 0000					A REGISTER					1 000	1 0000 0000	1 0000 0000				P XXX	P XXXX XXXX	P XXXX XXXX					B REGISTER						1 0101 0101	1 0101 0101					C REGISTER					1 000	1 0000 0000	1 0000 0000					D REGISTER						1 0000 0000	1 0000 0000				EX REG	P REGISTER	Q REGISTER				1 000	1 0000 0000	1 0101 0101					CHECKS	IF REGISTER					1 0000 0000	1 0000 0000					INTERFACE CONTROLS						XXXX XXXX	XXXX XXXX				XXX	CHANNEL CONTROLS						0000 0000	0000 0000					CHANNEL DISPLAY						TO	T1				P	XXXX XXXX	P XXXX XXXX					W0	W1				X	XXXX XXXX	X XXXX XXXX					W2					X	XXXX XXXX	P XXXX XXXX					W3	W4				X	XXXX XXXX	X XXXX XXXX						SP -DATA -KEY						1 0000 0000			
CONDITIONS																																																																																																																																																																																																																																																																																
PMA	IMA	I-O	YCI	YCD	ASCII																																																																																																																																																																																																																																																																											
X	X	0	X	0	X																																																																																																																																																																																																																																																																											
STATS-	YA	YB	YD	YE																																																																																																																																																																																																																																																																												
1	1010	0101	000	1 00																																																																																																																																																																																																																																																																												
ALU CONT.	SKEW SELECT	ALU BIN OUT																																																																																																																																																																																																																																																																														
1 1111 0	1 0101 0101	0101 0101																																																																																																																																																																																																																																																																														
LSAR REGISTER	ROBAR																																																																																																																																																																																																																																																																															
1 0000 0000	1 0 0000 1110 1101																																																																																																																																																																																																																																																																															
H REGISTER	ROAR																																																																																																																																																																																																																																																																															
1 0000 0000	0 0 0000 0100 1010																																																																																																																																																																																																																																																																															
J REGISTER	ROSCAR																																																																																																																																																																																																																																																																															
1 0000 0000	X X XXXX XXXX XXXX																																																																																																																																																																																																																																																																															
	R REGISTER																																																																																																																																																																																																																																																																															
1 000	1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																														
	A REGISTER																																																																																																																																																																																																																																																																															
1 000	1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																														
P XXX	P XXXX XXXX	P XXXX XXXX																																																																																																																																																																																																																																																																														
	B REGISTER																																																																																																																																																																																																																																																																															
	1 0101 0101	1 0101 0101																																																																																																																																																																																																																																																																														
	C REGISTER																																																																																																																																																																																																																																																																															
1 000	1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																														
	D REGISTER																																																																																																																																																																																																																																																																															
	1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																														
EX REG	P REGISTER	Q REGISTER																																																																																																																																																																																																																																																																														
1 000	1 0000 0000	1 0101 0101																																																																																																																																																																																																																																																																														
	CHECKS	IF REGISTER																																																																																																																																																																																																																																																																														
	1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																														
	INTERFACE CONTROLS																																																																																																																																																																																																																																																																															
	XXXX XXXX	XXXX XXXX																																																																																																																																																																																																																																																																														
XXX	CHANNEL CONTROLS																																																																																																																																																																																																																																																																															
	0000 0000	0000 0000																																																																																																																																																																																																																																																																														
	CHANNEL DISPLAY																																																																																																																																																																																																																																																																															
	TO	T1																																																																																																																																																																																																																																																																														
P	XXXX XXXX	P XXXX XXXX																																																																																																																																																																																																																																																																														
	W0	W1																																																																																																																																																																																																																																																																														
X	XXXX XXXX	X XXXX XXXX																																																																																																																																																																																																																																																																														
	W2																																																																																																																																																																																																																																																																															
X	XXXX XXXX	P XXXX XXXX																																																																																																																																																																																																																																																																														
	W3	W4																																																																																																																																																																																																																																																																														
X	XXXX XXXX	X XXXX XXXX																																																																																																																																																																																																																																																																														
		SP -DATA -KEY																																																																																																																																																																																																																																																																														
		1 0000 0000																																																																																																																																																																																																																																																																														

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE B1 REGISTER BITS 0-3. B1 IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. B1 IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES				CONDITIONS																																																																																			
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	S TO SAB	SC1	SC2																																																																													
0	0	1	1					1	0	0	0	X	X																																																																														
B0	B1	B2	B3	B0	B1	B2	B3	<table border="1"> <thead> <tr> <th colspan="6">MISCELLANEOUS</th> </tr> <tr> <th colspan="6">THESE LATCHES ARE NOT DISPLAYED</th> </tr> <tr> <td>REG F</td><td>YC</td><td>ALU EX OP</td><td>SKEW</td><td></td><td></td> </tr> <tr> <td>1 00000</td><td>0</td><td>1 000</td><td>1 0000</td><td></td><td></td> </tr> <tr> <td>EARLY B COND</td><td>INCREMENT CONTROL</td><td>-1 -2 +1</td><td>EARLY C COND</td><td></td><td></td> </tr> <tr> <td>0</td><td>0 0 1</td><td>DESTINATION H-J-O</td><td>0</td><td></td><td></td> </tr> <tr> <td></td><td></td><td>1 0 0</td><td></td><td></td><td></td> </tr> <tr> <td>DUMP</td><td>UNDUMP</td><td>UNDUMP INH</td><td>CHAN MP IRPT</td><td></td><td></td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td></td><td></td> </tr> <tr> <td>READ</td><td>SECOND MS CYCLE</td><td>WRITE</td><td></td><td></td><td></td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td></td><td></td><td></td> </tr> <tr> <td>EXT MASK</td><td></td><td>HALT</td><td></td><td></td><td></td> </tr> <tr> <td>0</td><td></td><td>0</td><td></td><td></td><td></td> </tr> </thead></table>						MISCELLANEOUS						THESE LATCHES ARE NOT DISPLAYED						REG F	YC	ALU EX OP	SKEW			1 00000	0	1 000	1 0000			EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND			0	0 0 1	DESTINATION H-J-O	0					1 0 0				DUMP	UNDUMP	UNDUMP INH	CHAN MP IRPT			0	0	0	0			READ	SECOND MS CYCLE	WRITE				0	0	0				EXT MASK		HALT				0		0			
MISCELLANEOUS																																																																																											
THESE LATCHES ARE NOT DISPLAYED																																																																																											
REG F	YC	ALU EX OP	SKEW																																																																																								
1 00000	0	1 000	1 0000																																																																																								
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND																																																																																								
0	0 0 1	DESTINATION H-J-O	0																																																																																								
		1 0 0																																																																																									
DUMP	UNDUMP	UNDUMP INH	CHAN MP IRPT																																																																																								
0	0	0	0																																																																																								
READ	SECOND MS CYCLE	WRITE																																																																																									
0	0	0																																																																																									
EXT MASK		HALT																																																																																									
0		0																																																																																									
C0	C1	C2	C3																																																																																								
0	0	0	0																																																																																								
D0	D1	E0	E1	D0	D1	E0	E1																																																																																				
0	0	0	0	0	0	1	0																																																																																				
E2	E3	F0	G0	E2	E3																																																																																						
0	0	0	1	0	0																																																																																						
G1	H0	H1	H2																																																																																								
1	0	0	0																																																																																								
H3	H4	J0	J1																																																																																								
0	0	0	0																																																																																								
J2	K0	L0	L1	L0	L1																																																																																						
0	0	0	0	1	0																																																																																						
L2	M0	M1	M2	L2	M0	M1	M2																																																																																				
0	1	0	1	0	1	1	1																																																																																				
M3	N0	N1	N2	M3	N0	N1	N2																																																																																				
0	0	0	0	0	0	1	1																																																																																				
N3	P0	P1	P2	N3																																																																																							
0	0	0	0	1																																																																																							
Q0	Q1	Q2	Q3																																																																																								
0	1	0	0																																																																																								
R0	R1	R2	S0																																																																																								
0	0	0	1																																																																																								
T0	T1	JX	PX																																																																																								
1	0	0	0																																																																																								

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

1 L2#0 AND L4#0 ARE BOTH CHECKED OFF. IF A BRANCH OCCURS TO ANY ADDRESS OTHER THAN 07C EITHER ONE OR BOTH OF THESE MAY BE AT FAULT.

A. BRANCH TO 07E. CHECK LSAR REGISTER AT THE END OF THE MICROINSTRUCTION 007 CYCLE. IF THIS IS CORRECT, SUSPECT THE CB FIELD DECODING AND THE L2#0 CIRCUITRY.

B. BRANCH TO 07D. AS A. EXCEPT THAT IF THE LSAR REGISTER IS CORRECT, SUSPECT THE CC FIELD DECODING AND THE L4#0 CIRCUITRY.

C. BRANCH TO 07F. AS A. EXCEPT THAT IF THE LSAR REGISTER IS CORRECT, SUSPECT THE L2#0 AND L4#0 CIRCUITRY. IF LSAR IS WRONG, CHECK THE H REGISTER. IF THIS IS WRONG, SUSPECT THE SETTING OF H AND J REGISTERS IN MICROINSTRUCTION 005, AND THE FORMING OF A0 REGISTER IN MICROINSTRUCTION 002. IF IT IS CORRECT, SUSPECT THE LSAR REGISTER.

2 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 0C0, MICROINSTRUCTION 009, SUSPECT THE 18 BIT DATA TRANSFER IN MICROINSTRUCTION 003 OR THE ALU OPERATION IN MICROINSTRUCTION 002.

FUNCTION OF BOX

THE D0 REGISTER IS FILLED WITH A PATTERN WHICH IS USED LATER TO GENERATE THE MAIN STORAGE ADDRESS, MICROINSTRUCTION 15. THE FIRST 4 BITS ARE ALSO USED AS A FUNCTION BRANCH ADDRESS, MICROINSTRUCTION 17. THE A REGISTER IS USED AS A TEMPORARY STORAGE FOR THE B REGISTER PATTERN WHICH IS USED LATER IN THE MAIN STORAGE READ AND WRITE TEST.


01010	—	04A
E YD ₁₇	1000	
A E0+B0+D0		
L H→L	L+1→H	
D B→A		
R L2#0	L4#0	
G5	xxx	—GE

SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB																																																																																																
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2																																																																																															
1	0	1	1					1	0	0	0	X	X																																																																																															
B0	B1	B2	B3	B0	B1	B2	B3	<p style="text-align: center;">MISCELLANEOUS</p> <p style="text-align: center;">THESE LATCHES ARE NOT DISPLAYED</p> <table border="1" style="width: 100%;"> <tr> <td>REG F</td><td>YC</td><td>ALU EX DP</td><td>SKEW</td> </tr> <tr> <td>1 00000</td><td>0</td><td>1 000</td><td>1 0000</td> </tr> <tr> <td>EARLY B COND</td><td>INCREMENT CONTROL</td><td>-1 -2 +1</td><td>EARLY C COND</td> </tr> <tr> <td>0</td><td>0 0 0</td><td>0 0 0</td><td>0</td> </tr> <tr> <td></td><td>DESTINATION</td><td>H-J-O</td><td></td> </tr> <tr> <td></td><td></td><td>0 0 1</td><td></td> </tr> <tr> <td>DUMP</td><td>UNDUMP</td><td>UNDUMP</td><td>INH</td><td>CHAN</td><td>MP</td><td>IRPT</td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td></td><td></td><td></td> </tr> <tr> <td>READ</td><td>SECOND MS CYCLE</td><td>WRITE</td> </tr> <tr> <td>0</td><td>0</td><td>0</td> </tr> <tr> <td>EXT MASK</td><td></td><td>HALT</td> </tr> <tr> <td>0</td><td></td><td>0</td> </tr> </table>								REG F	YC	ALU EX DP	SKEW	1 00000	0	1 000	1 0000	EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND	0	0 0 0	0 0 0	0		DESTINATION	H-J-O				0 0 1		DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT	0	0	0	0				READ	SECOND MS CYCLE	WRITE	0	0	0	EXT MASK		HALT	0		0																																											
REG F	YC	ALU EX DP	SKEW																																																																																																									
1 00000	0	1 000	1 0000																																																																																																									
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND																																																																																																									
0	0 0 0	0 0 0	0																																																																																																									
	DESTINATION	H-J-O																																																																																																										
		0 0 1																																																																																																										
DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT																																																																																																						
0	0	0	0																																																																																																									
READ	SECOND MS CYCLE	WRITE																																																																																																										
0	0	0																																																																																																										
EXT MASK		HALT																																																																																																										
0		0																																																																																																										
C0	C1	C2	C3					<p style="text-align: center;">CONDITIONS</p> <table border="1" style="width: 100%;"> <tr> <td>PMA</td><td>IMA</td><td>I-O</td><td>YCI</td><td>YCD</td><td>ASCII</td> </tr> <tr> <td>X</td><td>X</td><td>0</td><td>X</td><td>0</td><td>X</td> </tr> <tr> <td>STATS-</td><td>YA</td><td>YB</td><td>YD</td><td>YE</td> </tr> <tr> <td>1</td><td>1010</td><td>0101</td><td>000</td><td>1 00</td> </tr> <tr> <td>ALU CONT.</td><td>SKEW SELECT</td><td>ALU BIN OUT</td> </tr> <tr> <td>1 1111 1</td><td>1 0000 0000</td><td>0000 0000</td> </tr> <tr> <td>LSAR REGISTER</td><td>ROBAR</td> </tr> <tr> <td>1 0000 0000</td><td>0 0 0000 0111 1100</td> </tr> <tr> <td>H REGISTER</td><td>ROAR</td> </tr> <tr> <td>0 0000 0001</td><td>1 0 0000 1100 0000</td> </tr> <tr> <td>J REGISTER</td><td>ROSCAR</td> </tr> <tr> <td>1 0000 0000</td><td>X X XXXX XXXX XXXX</td> </tr> <tr> <td>R REGISTER</td> </tr> <tr> <td>1 000 1 0000 0000</td><td>1 0000 0000</td> </tr> <tr> <td>A REGISTER</td> </tr> <tr> <td>1 000 1 0101 0101</td><td>1 0101 0101</td> </tr> <tr> <td>S REGISTER</td> </tr> <tr> <td>P XXX P XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>B REGISTER</td> </tr> <tr> <td>1 0101 0101</td><td>1 0101 0101</td> </tr> <tr> <td>C REGISTER</td> </tr> <tr> <td>1 000 1 0000 0000</td><td>1 0000 0000</td> </tr> <tr> <td>D REGISTER</td> </tr> <tr> <td>0 1101 0101</td><td>1 0000 0000</td> </tr> <tr> <td>EX REG</td><td>P REGISTER</td><td>Q REGISTER</td> </tr> <tr> <td>1 000</td><td>1 0000 0000</td><td>1 0000 0000</td> </tr> <tr> <td>CHECKS</td><td>IF REGISTER</td> </tr> <tr> <td>1 0000 0000</td><td>1 0000 0000</td> </tr> <tr> <td>INTERFACE CONTROLS</td> </tr> <tr> <td>XXXX XXXX</td><td>XXXX XXXX</td> </tr> <tr> <td>CHANNEL CONTROLS</td> </tr> <tr> <td>XXX 0000 0000</td><td>0000 0000</td> </tr> <tr> <td>CHANNEL DISPLAY</td> </tr> <tr> <td>T0</td><td>T1</td> </tr> <tr> <td>P XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W0</td><td>W1</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> <tr> <td>W2</td><td>W3</td> </tr> <tr> <td>X XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W3</td><td>W4</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> <tr> <td>SP -DATA -KEY</td> </tr> <tr> <td>1 0000 0000</td> </tr> </table>								PMA	IMA	I-O	YCI	YCD	ASCII	X	X	0	X	0	X	STATS-	YA	YB	YD	YE	1	1010	0101	000	1 00	ALU CONT.	SKEW SELECT	ALU BIN OUT	1 1111 1	1 0000 0000	0000 0000	LSAR REGISTER	ROBAR	1 0000 0000	0 0 0000 0111 1100	H REGISTER	ROAR	0 0000 0001	1 0 0000 1100 0000	J REGISTER	ROSCAR	1 0000 0000	X X XXXX XXXX XXXX	R REGISTER	1 000 1 0000 0000	1 0000 0000	A REGISTER	1 000 1 0101 0101	1 0101 0101	S REGISTER	P XXX P XXXX XXXX	P XXXX XXXX	B REGISTER	1 0101 0101	1 0101 0101	C REGISTER	1 000 1 0000 0000	1 0000 0000	D REGISTER	0 1101 0101	1 0000 0000	EX REG	P REGISTER	Q REGISTER	1 000	1 0000 0000	1 0000 0000	CHECKS	IF REGISTER	1 0000 0000	1 0000 0000	INTERFACE CONTROLS	XXXX XXXX	XXXX XXXX	CHANNEL CONTROLS	XXX 0000 0000	0000 0000	CHANNEL DISPLAY	T0	T1	P XXXX XXXX	P XXXX XXXX	W0	W1	X XXXX XXXX	X XXXX XXXX	W2	W3	X XXXX XXXX	P XXXX XXXX	W3	W4	X XXXX XXXX	X XXXX XXXX	SP -DATA -KEY	1 0000 0000
PMA	IMA	I-O	YCI	YCD	ASCII																																																																																																							
X	X	0	X	0	X																																																																																																							
STATS-	YA	YB	YD	YE																																																																																																								
1	1010	0101	000	1 00																																																																																																								
ALU CONT.	SKEW SELECT	ALU BIN OUT																																																																																																										
1 1111 1	1 0000 0000	0000 0000																																																																																																										
LSAR REGISTER	ROBAR																																																																																																											
1 0000 0000	0 0 0000 0111 1100																																																																																																											
H REGISTER	ROAR																																																																																																											
0 0000 0001	1 0 0000 1100 0000																																																																																																											
J REGISTER	ROSCAR																																																																																																											
1 0000 0000	X X XXXX XXXX XXXX																																																																																																											
R REGISTER																																																																																																												
1 000 1 0000 0000	1 0000 0000																																																																																																											
A REGISTER																																																																																																												
1 000 1 0101 0101	1 0101 0101																																																																																																											
S REGISTER																																																																																																												
P XXX P XXXX XXXX	P XXXX XXXX																																																																																																											
B REGISTER																																																																																																												
1 0101 0101	1 0101 0101																																																																																																											
C REGISTER																																																																																																												
1 000 1 0000 0000	1 0000 0000																																																																																																											
D REGISTER																																																																																																												
0 1101 0101	1 0000 0000																																																																																																											
EX REG	P REGISTER	Q REGISTER																																																																																																										
1 000	1 0000 0000	1 0000 0000																																																																																																										
CHECKS	IF REGISTER																																																																																																											
1 0000 0000	1 0000 0000																																																																																																											
INTERFACE CONTROLS																																																																																																												
XXXX XXXX	XXXX XXXX																																																																																																											
CHANNEL CONTROLS																																																																																																												
XXX 0000 0000	0000 0000																																																																																																											
CHANNEL DISPLAY																																																																																																												
T0	T1																																																																																																											
P XXXX XXXX	P XXXX XXXX																																																																																																											
W0	W1																																																																																																											
X XXXX XXXX	X XXXX XXXX																																																																																																											
W2	W3																																																																																																											
X XXXX XXXX	P XXXX XXXX																																																																																																											
W3	W4																																																																																																											
X XXXX XXXX	X XXXX XXXX																																																																																																											
SP -DATA -KEY																																																																																																												
1 0000 0000																																																																																																												

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE CO REGISTER BITS 0-3. CO IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. CO IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB													
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2												
0	0	0	1					1	0	0	0	X	X												
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS				CONDITIONS													
1	1	1	1	0	1	0	1	THESE LATCHES ARE NOT DISPLAYED				PMA	IMA	I-D	YCI	YCD	ASCII								
C0	C1	C2	C3					REG F	YC	ALU EX OP	SKEW	X	X	0	0	0	X								
0	0	0	1					0	1111	0	1 000	1 0000	STATS-	YA	YB	YD	YE								
D0	D1	E0	E1	D0	D1	E0	E1	EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND	1	1010	0101	000	1 10									
0	0	0	0	0	0	1	1	0	0	0 0 1	0	ALU CONT.	SKEW SELECT	ALU BIN OUT	1	1111	1	1	11110000	1111 1111					
E2	E3	F0	G0	E2	E3			DUMP UNDUMP UNDUMP INH CHAN MP IRPT					LSAR REGISTER	ROBAR	0	0000	0001	1	0	0000	1100	0000			
0	0	1	1	1	1			READ	SECOND MS CYCLE	WRITE					H REGISTER	ROAR	0	0000	0010	1	0	0000	1110	1110	
G1	H0	H1	H2					EXT MASK		HALT					J REGISTER	ROSCAR	1	0000	0000	X	X	XXXX	XXXX	XXXX	
1	0	0	0												R REGISTER		1	000	1	0101	0101	1	0101	0101	
H3	H4	J0	J1												A REGISTER		1	000	1	0101	0101	1	0101	0101	
0	0	0	0												S REGISTER		P	XXX	P	XXXX	XXXX	P	XXXX	XXXX	
J2	K0	L0	L1	L0	L1										B REGISTER		1	1111	1111	1	0101	0101			
0	0	0	0	1	1										C REGISTER		1	000	1	0101	0101	1	0101	0101	
L2	M0	M1	M2	L2	M0	M1	M2								D REGISTER		0	1101	0101	1	0000	0000			
0	0	1	1	0	0	1	1								EX REG	P REGISTER	Q REGISTER	1	000	1	0000	1111	1	0000	1111
M3	N0	N1	N2	M3	N0	N1	N2								CHECKS	IF REGISTER	1	0000	0000	1	0000	0000			
0	0	0	0	0	1	1	1								INTERFACE CONTROLS		XXXX	XXXX	XXXX	XXXX					
N3	P0	P1	P2	N3											CHANNEL CONTROLS		XXX	0000	0000	0000	0000				
0	0	0	0	1											CHANNEL DISPLAY										
Q0	Q1	Q2	Q3												T0	T1	P	XXXX	XXXX	P	XXXX	XXXX			
0	0	0	1												W0	W1	X	XXXX	XXXX	X	XXXX	XXXX			
RO	R1	R2	SO												W2		X	XXXX	XXXX	P	XXXX	XXXX			
0	0	0	0												W3	W4	X	XXXX	XXXX	X	XXXX	XXXX			
TO	T1	JX	PX												SP -DATA -KEY		1	0000	0000						
1	0	0	0																						

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- 1 THE Y0 AND Y1 STATS ARE CHECKED ON AND OFF RESPECTIVELY. IF A BRANCH OCCURS TO SOME ADDRESS OTHER THAN OEE. CHECK THE YA STAT SETTINGS. IF THESE ARE CORRECT, SUSPECT THE CB OR CC FIELD DECODING. IF THEY ARE WRONG, SUSPECT THE SETTING OF THE YA STATS IN MICROINSTRUCTION 002.
- 2 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN OSF. SUSPECT THE SETTING OF THE B0 REGISTER IN THE CURRENT MICROINSTRUCTION. THE EMIT FIELD SETTING FOR ADD IS 15 OR F(HEX) AND AS THE Q BUS IS SKEWED THIS SHOULD PRODUCE AN OUTPUT TO THE B0 REGISTER OF FF(HEX). INVESTIGATE P AND Q REGISTERS, AND SUSPECT ALSO THE SKEW OPERATION, AND POSSIBLY THE RESET OF THE SKEW REGISTER BEFORE 005. MICROINSTRUCTION 001. COMMENCES.

FUNCTION OF BOX

THE ALU OPERATION IS USED TO GENERATE THE NEXT FUNCTION BRANCH ADDRESS IN B0 REGISTER BITS (0-3). THE 18 BIT DATA TRANSFER DOES NOT AFFECT THE OPERATION OF THE MICROPROGRAM AND IS USED MERELY TO EXERCISE THE DATA FLOW AND CONTROLS. RESET INDIRECT CARRY IS INCLUDED BECAUSE THIS IS THE FIRST INDIRECT FUNCTION BEING PERFORMED IN THE ROUTINE, AND THE STATUS OF THIS IS NOT NECESSARILY KNOWN.

```

0000 --- OCO
E 1111,ADD* 0 C
A 0E?0E*BO
L H>L L+1>H
D A+C
|
R YO Y1
G1--- ** ---GA
    
```

SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
1	1	1	1	1	1	1	1
B0	B1	B2	B3				
0	1	0	0				
C0	C1	C2	C3				
0	1	1	0				
D0	D1	E0	E1	D0	D1	E0	E1
1	1	1	1	0	0	0	0
E2	E3	F0	G0	E2	E3		
1	1	1	0	0	0		
G1	H0	H1	H2				
0	0	1	0				
H3	H4	J0	J1				
1	0	0	0				
J2	K0	L0	L1	L0	L1		
1	0	1	0	0	0		
L2	M0	M1	M2	L2	M0	M1	M2
1	1	0	1	0	0	1	1
M3	N0	N1	N2	M3	N0	N1	N2
0	0	0	0	0	0	0	0
N3	P0	P1	P2	N3			
0	1	1	1	0			
Q0	Q1	Q2	Q3				
1	0	0	1				
R0	R1	R2	S0				
0	0	0	1				
T0	T1	JX	PX				
0	0	0	0				

CONDITIONS					S TO SAB	
H-STOP	LOG	DSAB	DP1		SC1	SC2
1	0	0	0		X	X


MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
0 11111	0	1 000	1 0000		
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND		
0	0 0 0	0 0 0	0		
	DESTINATION	H-J-O			
		0 0 1			
DUMP	UNDUMP	UNDUMP	INH	CHAN MP	IRPT
0	0	0	0	0	0
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS						
PMA	IMA	I-O	YCI	YCD	ASCII	
X	X	0	0	0	X	
STATS-	YA	YB	YD	YE		
1	1010	0101	000	1 10		
ALU CONT.	SKEW SELECT	ALU BIN OUT				
1 1111 0	1 1111 1111	1111 1111				
LSAR REGISTER	ROBAR					
1 0000 0000	1 0 0000 1110 1110					
H REGISTER	ROAR					
0 0000 0010	1 0 0000 0101 1111					
J REGISTER	ROSCAR					
1 0000 0000	X X XXXX XXXX XXXX					
1 000 1	R REGISTER					
0000 0000	1 0000 0000					
1 000 1	A REGISTER					
0101 0101	1 0101 0101					
P XXX P	S REGISTER					
XXXX XXXX	P XXXX XXXX					
1 1111 1111	B REGISTER					
1 0101 0101	1 0101 0101					
1 000 1	C REGISTER					
0101 0101	1 0101 0101					
0 1101 0101	D REGISTER					
1 0000 0000	1 0000 0000					
EX REG	P REGISTER	Q REGISTER				
1 000	1 0000 0000	1 1111 1111				
1 0000 0000	IF REGISTER					
1 0000 0000	1 0000 0000					
XXXX XXXX	INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX					
XXX	CHANNEL CONTROLS					
0000 0000	0000 0000					
	CHANNEL DISPLAY					
	T0	T1				
P XXXX XXXX	P XXXX XXXX					
X XXXX XXXX	X XXXX XXXX					
X XXXX XXXX	P XXXX XXXX					
X XXXX XXXX	X XXXX XXXX					
	SP -DATA -KEY					
	1 0000 0000					

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE B0 REGISTER BITS 0-3. B0 IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. B0 IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
0	0	1	1	0	1	0	0
B0	B1	B2	B3				
1	1	1	1				
C0	C1	C2	C3				
0	0	0	0				
D0	D1	E0	E1	D0	D1	E0	E1
0	0	0	0	1	1	1	1
E2	E3	F0	G0	E2	E3		
0	0	0	1	1	1		
G1	H0	H1	H2				
1	0	0	0				
H3	H4	J0	J1				
0	0	0	0				
J2	K0	L0	L1			L0	L1
0	0	0	0			1	0
L2	M0	M1	M2	L2	M0	M1	M2
0	1	0	1	1	1	0	1
M3	N0	N1	N2	M3	N0	N1	N2
0	0	0	0	0	0	0	0
N3	P0	P1	P2	N3			
0	0	0	0	0			
Q0	Q1	Q2	Q3				
0	1	0	0				
R0	R1	R2	S0				
0	0	0	1				
T0	T1	JX	PX				
1	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
0 11111	0	1 000	1 0000		
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND		
0	1 0 0	1 0 0	0		
	DESTINATION	H-J-O			
		1 0 0			
DUMP	UNDUMP	UNDUMP INH	CHAN MP	IRPT	
0	0	0	0	0	
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
X	X	0	0	0	1
STATS-	YA	YB	YD	YE	
1	1010	0101	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 1	1 11110000	1111 1111			
LSAR REGISTER	ROBAR				
0 0000 0010	1 0 0000 0101 1111				
H REGISTER	ROAR				
0 0000 0001	0 0 0000 0111 1100				
J REGISTER	ROSCAR				
1 0000 0000	X X XXXX XXXX XXXX				
R REGISTER					
1 000 1 0101 0101	1 0101 0101				
A REGISTER					
1 000 1 0101 0101	1 0101 0101				
S REGISTER	QQ				
P XXX P XXXX XXXX	P XXXX XXXX				
B REGISTER					
1 0101 0101	1 0101 0101				
C REGISTER					
1 000 1 1111 1111	1 0101 0101				
D REGISTER					
0 1101 0101	1 0000 0000				
EX REG	P REGISTER	Q REGISTER			
1 000 1 0000 1111	1 0000 1111	1 0000 1111			
CHECKS	IF REGISTER				
1 0000 0000	1 0000 0000				
INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX				
CHANNEL CONTROLS					
XXX 0000 0000	0000 0000				
CHANNEL DISPLAY					
TO T1					
P XXXX XXXX	P XXXX XXXX				
W0 W1					
X XXXX XXXX	X XXXX XXXX				
W2					
X XXXX XXXX	P XXXX XXXX				
W3					
X XXXX XXXX	X XXXX XXXX				
SP -DATA -KEY					
1 0000 0000					

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

1 THE Y3 STAT IS CHECKED OFF. IF A BRANCH TO A STOP AT 07D OCCURS, CHECK THE SETTING OF THE Y3 STAT, AND, IF IT IS CORRECT SUSPECT THE CC FIELD DECODING. IF IT IS WRONG, SUSPECT THE SETTING OF THE YA STATS IN MICROINSTRUCTION 002.

2 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 0DE AT MICROINSTRUCTION 013, SUSPECT THE SETTING OF THE CO REGISTER IN THE CURRENT MICROINSTRUCTION. THE P AND Q REGISTERS SHOULD BE CHECKED AND THE SKEW AND ALU FUNCTION REGISTERS SHOULD BE SUSPECTED IF CO IS WRONG WHILE P AND Q ARE CORRECT.

FUNCTION OF BOX

THE MAIN STORAGE TEST PATTERN IS TRANSFERRED BACK TO THE B REGISTER. THE H REGISTER IS DECREMENTED TO BE USED IN MICROINSTRUCTION 013 TO FORM PART OF THE MAIN STORAGE TEST ADDRESS. THE CO REGISTER IS FORMED FOR THE NEXT FUNCTION BRANCH (MICROINSTRUCTION 013) AND THIS PATTERN IS ALSO USED LATER TO CHECK DIRECT CARRY. MICROINSTRUCTION 017 AND 019.

SWEA SETS ASCII, ENABLE AND WAIT ON. ASCII IS CHECKED LATER IN MICROINSTRUCTION 031. ENABLE IS ALREADY ON, BUT THIS OPERATION HAS A USE IN THE CHECKING THE CHECKERS ROUTINES. BY A SERIES OF DIAGNOSE INSTRUCTIONS IT IS POSSIBLE TO PRODUCE BAD PARITY IN THE REGISTERS. THESE DIAGNOSE INSTRUCTIONS WOULD BE PERFORMED WHILE THE CPU IS DISABLED. IF A FURTHER DIAGNOSE WITH UNLUMP TO THIS MICROINSTRUCTION IS PERFORMED, THE CPU WILL BE ENABLED, AND THE DO, DI, RX, RO, R1, LSAR, SKEW SELECT AND EX REG CHECKERS CAN BE FORCED ON. IF SUITABLE BAD PARITY DATA IS HELD IN THE APPROPRIATE REGISTERS.

11111	—	05F
E 1111		
A 0E70E→CO		
L H→L	L-1→H	
D A→B		
C	SWEA	
R 0	Y3	
LS—	0*	—LE

SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
1	0	1	1	1	1	1	1
B0	B1	B2	B3				
1	0	1	0				
C0	C1	C2	C3				
0	0	1	0				
D0	D1	E0	E1	D0	D1	E0	E1
0	0	1	1	0	0	0	0
E2	E3	F0	G0	E2	E3		
1	1	1	0	0	0		
G1	H0	H1	H2				
0	0	0	0				
H3	H4	J0	J1				
0	0	1	0				
J2	K0	L0	L1			L0	L1
1	0	1	0			0	0
L2	M0	M1	M2	L2	M0	M1	M2
0	1	0	1	0	1	0	1
M3	N0	N1	N2	M3	N0	N1	N2
1	0	0	0	0	0	0	0
N3	P0	P1	P2	N3			
0	1	1	1	0			
Q0	Q1	Q2	Q3				
0	1	0	0				
R0	R1	R2	S0				
1	0	0	0				
T0	T1	JX	PX				
1	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS

THESE LATCHES ARE NOT DISPLAYED


REG F	YC	ALU EX OP	SKEW			
0 1111	0	1 000	1 0000			
EARLY B COND	INCREMENT	-1 -2 +1	EARLY C COND			
0	CONTROL	0 0 0	0			
	DESTINATION	H-J-D				
		0 0 1				
DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT
0	0	0	0			0
READ	SECOND MS CYCLE	WRITE				
0	0	0				
EXT MASK		HALT				
0		0				

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
X	X	0	0	0	1
STATS-	YA	YB	YD	YE	
1	1010	0101	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 0	1 1111 1111	1111 1111			
LSAR REGISTER	ROBAR				
1 0000 0000	0 0 0000 0111 1100				
H REGISTER	ROAR				
0 0000 0001	1 0 0000 1101 1110				
J REGISTER	ROSCAR				
1 0000 0000	X X XXXX XXXX XXXX				
R REGISTER					
1 000 1 0000 0000	1 0000 0000				
A REGISTER					
1 000 1 0101 0101	1 0101 0101				
S REGISTER					
P XXX P XXXX XXXX	P XXXX XXXX				
B REGISTER					
1 0101 0101	1 0101 0101				
C REGISTER					
1 000 1 1111 1111	1 0101 0101				
D REGISTER					
0 1101 0101	1 0000 0000				
EX REG	P REGISTER	Q REGISTER			
1 000	1 0000 0000	1 1111 1111			
CHECKS	IF REGISTER				
1 0000 0000	1 0000 0000				
INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX				
CHANNEL CONTROLS					
XXX 0000 0000	0000 0000				
CHANNEL DISPLAY					
T0	T1				
P XXXX XXXX	P XXXX XXXX				
W0	W1				
X XXXX XXXX	X XXXX XXXX				
W2	W3				
X XXXX XXXX	P XXXX XXXX				
W3	W4				
X XXXX XXXX	X XXXX XXXX				
SP -DATA -KEY					
1 0000 0000					

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE CO REGISTER BITS 0-3. CO IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. CO IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB												
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2											
0	0	0	1					1	0	0	0	X	X											
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS				CONDITIONS												
1	1	1	1	1	0	1	0	THESE LATCHES ARE NOT DISPLAYED				PMA	IMA	I-O	YCI	YCD	ASCII							
C0	C1	C2	C3					REG F	YC	ALU EX OP	SKEW	1	X	1	0	0	1							
0	0	0	1					0	1111	0	1 000	1 1111	STATS-	YA	YB	YD	YE							
D0	D1	E0	E1	D0	D1	E0	E1	EARLY B COND	INCREMENT -1 -2 +1	CONTROL	0 0 0	EARLY C COND	1	1010	0101	000	1 10							
0	0	0	0	0	0	1	1	0	DESTINATION H-J-D		0 0 1	0	ALU CONT.	SKEW SELECT	ALU BIN OUT	1	1111	1 1	1111	0000	1111 1111			
E2	E3	F0	G0	E2	E3			DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT	LSAR REGISTER	ROBAR	1	0011	1111	1	0	0000	1101	1110
0	0	1	1	1	1			0	0	0	0	0	0	0	0	0000	0001	1	0	0000	1110	1110		
G1	H0	H1	H2					READ	SECOND MS CYCLE	WRITE				H REGISTER	ROAR	0	0000	0001	1	0	0000	1110	1110	
1	0	0	0					0	0	0				J REGISTER	ROSCAR	1	0000	0000	X	X	XXXX	XXXX	XXXX	
H3	H4	J0	J1					EXT MASK		HALT				0										
0	0	0	0					0		0				1	000	0	0000	0001	1	0000	0000			
J2	K0	L0	L1	L0	L1									1	000	0	0000	0001	1	0000	0000			
0	0	0	0	1	0									1	000	0	0000	0001	1	0000	0000			
L2	M0	M1	M2	L2	M0	M1	M2							P	XXX	P	XXXX	XXXX	P	XXXX	XXXX			
0	0	1	1	0	1	0	1							1	000	0	0101	0101	1	0101	0101			
M3	N0	N1	N2	M3	N0	N1	N2							1	000	1	1111	1111	1	1111	1111			
0	0	0	0	1	0	0	0							0	1101	0101	1	0000	0000					
M3	P0	P1	P2	N3										EX REG	P REGISTER	Q REGISTER	1	000	1	0000	1111	1	1111	1111
0	0	0	0	0										1	000	0	0000	0000	1	0000	0000			
Q0	Q1	Q2	Q3											1	000	0	0000	0000	1	0000	0000			
0	0	0	1											1	000	1	1111	1111	1	1111	1111			
R0	R1	R2	S0											1	000	1	1111	1111	1	1111	1111			
0	0	0	0											0	1101	0101	1	0000	0000					
T0	T1	JX	PX											1	000	0	0000	0000	1	0000	0000			
1	0	0	0											1	000	0	0000	0000	1	0000	0000			

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- 1 ALU OUTPUT BIT 7 ALU7 IS CHECKED ON. IF A BRANCH OCCURS TO A STOP AT OEC. CHECK THE SETTING OF THE C1 REGISTER. IF THIS IS CORRECT. SUSPECT THE ALU7 CIRCUITRY OR THE CB FIELD DECODING. IF IT IS WRONG. SUSPECT THE CURRENT ALU OPERATION AND INVESTIGATE THE P AND Q REGISTERS.
- 2 DIRECT CARRY (YCD) IS CHECKED OFF. IF A BRANCH OCCURS TO A STOP AT OEF. CHECK THE YCD STATUS. IF CORRECT. SUSPECT THE CC FIELD DECODING. IF WRONG. SUSPECT THE RESET OF CARRY IN PREVIOUS MICROINSTRUCTIONS WHICH HAVE HAD DIRECT ALU FUNCTIONS.
- 3 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN O4B. MICROINSTRUCTION O15. IT WILL BE NECESSARY TO INVESTIGATE JUST WHEN THE B REGISTER CHANGED OR HAS NOT SET CORRECTLY IN THE PREVIOUS MICROINSTRUCTION.

FUNCTION OF BOX

THE C1 REGISTER IS FILLED WITH FF(HEX) AND THIS PATTERN IS USED LATER WHEN SETTING THE YA AND YB STATS. MICROINSTRUCTION O21.

THE A REGISTER IS SET UP WITH PART OF THE MAIN STORAGE TEST ADDRESS.

```

11110 --- ODE
E 1111 --- O C
A 0E?CO→C1
|
D HJ→A
C I05
R ALU7
J1 --- ** →JA
YCD

```

SENSE LATCHES			
A0	A1	A2	A3
1	1	1	1
B0	B1	B2	B3
0	1	0	0
C0	C1	C2	C3
1	0	0	0
D0	D1	E0	E1
0	0	1	0
E2	E3	F0	G0
0	1	1	1
G1	H0	H1	H2
1	1	1	1
H3	H4	J0	J1
0	1	0	1
J2	K0	L0	L1
0	0	1	0
L2	M0	M1	M2
1	0	0	1
M3	N0	N1	N2
1	0	1	0
N3	P0	P1	P2
0	1	1	0
Q0	Q1	Q2	Q3
0	1	1	0
R0	R1	R2	S0
0	0	0	0
T0	T1	JX	PX
0	0	0	0

CONTROL LATCHES			
B0	B1	B2	B3
1	1	1	1
D0	D1	E0	E1
0	0	0	0
E2	E3		
0	0		
L0	L1		
0	0		
L2	M0	M1	M2
0	0	1	1
M3	N0	N1	N2
0	0	0	0
N3			
0			

CONDITIONS					S TO SAB	
H-STOP	LOG	DSAB	DP1		SC1	SC2
1	0	0	0		X	X


MISCELLANEOUS						
THESE LATCHES ARE NOT DISPLAYED						
REG F	YC	ALU EX OP	SKEW			
0 11111	0	1 000	1 1111			
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND			
0	0	0 0 0	0			
	DESTINATION	H-J-D				
		0 0 1				
DUMP	UNDUMP	UNDUMP	INH	CHAN MP	IRPT	
0	0	0	0	0	0	
READ	SECOND MS CYCLE	WRITE				
0	0	0				
EXT MASK		HALT				
0		0				

CONDITIONS							
PMA	IMA	I-D	YCI	YCD	ASCII		
X	X	1	0	0	1		
STATS-	YA	YB	YD	YE			
1	1010	0101	000	1 10			
ALU CONT.	SKEW SELECT	ALU BIN OUT					
1 1111 0	1 0101 0101	0101 0101					
LSAR REGISTER	ROBAR						
1 0011 0000	1 0 0000 1110 1110						
H REGISTER	RDAR						
0 0000 0001	1 0 0000 0100 1011						
J REGISTER	RDSCAR						
1 0000 0000	X X XXXX XXXX XXXX						
R REGISTER							
1 000 1 0000 0000	1 0000 0000						
A REGISTER							
1 000 0 0000 0001	1 0000 0000						
S REGISTER							
P XXX P XXXX XXXX	P XXXX XXXX						
B REGISTER							
1 0101 0101	1 0101 0101						
C REGISTER							
1 000 1 1111 1111	1 1111 1111						
D REGISTER							
0 1101 0101	1 0000 0000						
EX REG	P REGISTER	Q REGISTER					
1 000 1 0000 0000	1 0101 0101						
CHECKS	IF REGISTER						
1 0000 0000	1 0000 0000						
INTERFACE CONTROLS							
XXXX XXXX	XXXX XXXX						
CHANNEL CONTROLS							
XXX 0000 0000	0000 0000						
CHANNEL DISPLAY							
T0	T1						
P XXXX XXXX	P XXXX XXXX						
W0	W1						
X XXXX XXXX	X XXXX XXXX						
W2							
X XXXX XXXX	P XXXX XXXX						
W3	W4						
X XXXX XXXX	X XXXX XXXX						
SP -DATA -KEY							
1 0000 0000							

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE B0 REGISTER BITS 0-3. B0 IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. B0 IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB																																																																																							
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2																																																																																						
0	0	1	1					1	0	0	0	X	X																																																																																						
B0	B1	B2	B3	B0	B1	B2	B3	<p style="text-align: center;">MISCELLANEOUS</p> <p style="text-align: center;">THESE LATCHES ARE NOT DISPLAYED</p> <table border="1" style="width: 100%;"> <tr> <td>REG F</td><td>YC</td><td>ALU EX OP</td><td>SKEW</td> </tr> <tr> <td>0 1111</td><td>0</td><td>0 001</td><td>1 1111</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>EARLY B COND</td><td>INCREMENT CONTROL</td><td>-1 -2 +1</td><td>1 0 0</td><td>EARLY C COND</td> </tr> <tr> <td>0</td><td>DESTINATION</td><td>H-J-O</td><td>1 0 0</td><td>0</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>DUMP</td><td>UNDUMP</td><td>UNDUMP</td><td>INH</td><td>CHAN</td><td>MP</td><td>IRPT</td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>READ</td><td>SECOND MS CYCLE</td><td>WRITE</td> </tr> <tr> <td>0</td><td>0</td><td>0</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>EXT MASK</td><td>HALT</td> </tr> <tr> <td>0</td><td>0</td> </tr> </table>						REG F	YC	ALU EX OP	SKEW	0 1111	0	0 001	1 1111	EARLY B COND	INCREMENT CONTROL	-1 -2 +1	1 0 0	EARLY C COND	0	DESTINATION	H-J-O	1 0 0	0	DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT	0	0	0	0	0	0	0	READ	SECOND MS CYCLE	WRITE	0	0	0	EXT MASK	HALT	0	0																																												
REG F	YC	ALU EX OP	SKEW																																																																																																
0 1111	0	0 001	1 1111																																																																																																
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	1 0 0	EARLY C COND																																																																																															
0	DESTINATION	H-J-O	1 0 0	0																																																																																															
DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT																																																																																													
0	0	0	0	0	0	0																																																																																													
READ	SECOND MS CYCLE	WRITE																																																																																																	
0	0	0																																																																																																	
EXT MASK	HALT																																																																																																		
0	0																																																																																																		
C0	C1	C2	C3					<p style="text-align: center;">CONDITIONS</p> <table border="1" style="width: 100%;"> <tr> <td>PMA</td><td>IMA</td><td>I=0</td><td>YCI</td><td>YCD</td><td>ASCII</td> </tr> <tr> <td>X</td><td>X</td><td>1</td><td>0</td><td>1</td><td>1</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>STATS-</td><td>YA</td><td>YB</td><td>YD</td><td>YE</td> </tr> <tr> <td>1</td><td>1010</td><td>1001</td><td>000</td><td>1 10</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>ALU CONT.</td><td>SKEW SELECT</td><td>ALU BIN OUT</td> </tr> <tr> <td>1 1111 0</td><td>0 1101 0101</td><td>0110 0101</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>LSAR REGISTER</td><td>ROBAR</td> </tr> <tr> <td>1 0011 1001</td><td>1 0 0000 0100 1011</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>H REGISTER</td><td>ROAR</td> </tr> <tr> <td>1 0011 1001</td><td>0 0 0000 0111 1111</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>J REGISTER</td><td>ROSCAR</td> </tr> <tr> <td>1 0000 0000</td><td>X X XXXX XXXX XXXX</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>R REGISTER</td> </tr> <tr> <td>1 000 1 0101 0101 1 0101 0101</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>A REGISTER</td> </tr> <tr> <td>1 000 0 0000 0001 1 0110 0101</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>S REGISTER</td> </tr> <tr> <td>P XXX P XXXX XXXX P XXXX XXXX</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>B REGISTER</td> </tr> <tr> <td>1 0101 0101 1 0101 0101</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>C REGISTER</td> </tr> <tr> <td>1 000 1 1111 1111 1 1111 1111</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>D REGISTER</td> </tr> <tr> <td>0 1101 0101 1 0000 0000</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>EX REG</td><td>P REGISTER</td><td>Q REGISTER</td> </tr> <tr> <td>1 000</td><td>1 1001 0000</td><td>0 1101 0101</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>CHECKS</td><td>IF REGISTER</td> </tr> <tr> <td>1 0000 0000</td><td>1 0000 0000</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>INTERFACE CONTROLS</td> </tr> <tr> <td>XXXX XXXX XXXX XXXX</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>CHANNEL CONTROLS</td> </tr> <tr> <td>XXX 0000 0000 0000 0000</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <td>CHANNEL DISPLAY</td> </tr> <tr> <td> <table style="width: 100%;"> <tr> <td>T0</td><td>T1</td> </tr> <tr> <td>P XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W0</td><td>W1</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> <tr> <td>W2</td><td>W3</td> </tr> <tr> <td>X XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W3</td><td>W4</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> </table> </td> </tr> <tr> <td>SP -DATA -KEY</td> </tr> <tr> <td>1 0000 0000</td> </tr> </table>						PMA	IMA	I=0	YCI	YCD	ASCII	X	X	1	0	1	1	STATS-	YA	YB	YD	YE	1	1010	1001	000	1 10	ALU CONT.	SKEW SELECT	ALU BIN OUT	1 1111 0	0 1101 0101	0110 0101	LSAR REGISTER	ROBAR	1 0011 1001	1 0 0000 0100 1011	H REGISTER	ROAR	1 0011 1001	0 0 0000 0111 1111	J REGISTER	ROSCAR	1 0000 0000	X X XXXX XXXX XXXX	R REGISTER	1 000 1 0101 0101 1 0101 0101	A REGISTER	1 000 0 0000 0001 1 0110 0101	S REGISTER	P XXX P XXXX XXXX P XXXX XXXX	B REGISTER	1 0101 0101 1 0101 0101	C REGISTER	1 000 1 1111 1111 1 1111 1111	D REGISTER	0 1101 0101 1 0000 0000	EX REG	P REGISTER	Q REGISTER	1 000	1 1001 0000	0 1101 0101	CHECKS	IF REGISTER	1 0000 0000	1 0000 0000	INTERFACE CONTROLS	XXXX XXXX XXXX XXXX	CHANNEL CONTROLS	XXX 0000 0000 0000 0000	CHANNEL DISPLAY	<table style="width: 100%;"> <tr> <td>T0</td><td>T1</td> </tr> <tr> <td>P XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W0</td><td>W1</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> <tr> <td>W2</td><td>W3</td> </tr> <tr> <td>X XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W3</td><td>W4</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> </table>	T0	T1	P XXXX XXXX	P XXXX XXXX	W0	W1	X XXXX XXXX	X XXXX XXXX	W2	W3	X XXXX XXXX	P XXXX XXXX	W3	W4	X XXXX XXXX	X XXXX XXXX	SP -DATA -KEY	1 0000 0000
PMA	IMA	I=0	YCI	YCD	ASCII																																																																																														
X	X	1	0	1	1																																																																																														
STATS-	YA	YB	YD	YE																																																																																															
1	1010	1001	000	1 10																																																																																															
ALU CONT.	SKEW SELECT	ALU BIN OUT																																																																																																	
1 1111 0	0 1101 0101	0110 0101																																																																																																	
LSAR REGISTER	ROBAR																																																																																																		
1 0011 1001	1 0 0000 0100 1011																																																																																																		
H REGISTER	ROAR																																																																																																		
1 0011 1001	0 0 0000 0111 1111																																																																																																		
J REGISTER	ROSCAR																																																																																																		
1 0000 0000	X X XXXX XXXX XXXX																																																																																																		
R REGISTER																																																																																																			
1 000 1 0101 0101 1 0101 0101																																																																																																			
A REGISTER																																																																																																			
1 000 0 0000 0001 1 0110 0101																																																																																																			
S REGISTER																																																																																																			
P XXX P XXXX XXXX P XXXX XXXX																																																																																																			
B REGISTER																																																																																																			
1 0101 0101 1 0101 0101																																																																																																			
C REGISTER																																																																																																			
1 000 1 1111 1111 1 1111 1111																																																																																																			
D REGISTER																																																																																																			
0 1101 0101 1 0000 0000																																																																																																			
EX REG	P REGISTER	Q REGISTER																																																																																																	
1 000	1 1001 0000	0 1101 0101																																																																																																	
CHECKS	IF REGISTER																																																																																																		
1 0000 0000	1 0000 0000																																																																																																		
INTERFACE CONTROLS																																																																																																			
XXXX XXXX XXXX XXXX																																																																																																			
CHANNEL CONTROLS																																																																																																			
XXX 0000 0000 0000 0000																																																																																																			
CHANNEL DISPLAY																																																																																																			
<table style="width: 100%;"> <tr> <td>T0</td><td>T1</td> </tr> <tr> <td>P XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W0</td><td>W1</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> <tr> <td>W2</td><td>W3</td> </tr> <tr> <td>X XXXX XXXX</td><td>P XXXX XXXX</td> </tr> <tr> <td>W3</td><td>W4</td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td> </tr> </table>	T0	T1	P XXXX XXXX	P XXXX XXXX	W0	W1	X XXXX XXXX	X XXXX XXXX	W2	W3	X XXXX XXXX	P XXXX XXXX	W3	W4	X XXXX XXXX	X XXXX XXXX																																																																																			
T0	T1																																																																																																		
P XXXX XXXX	P XXXX XXXX																																																																																																		
W0	W1																																																																																																		
X XXXX XXXX	X XXXX XXXX																																																																																																		
W2	W3																																																																																																		
X XXXX XXXX	P XXXX XXXX																																																																																																		
W3	W4																																																																																																		
X XXXX XXXX	X XXXX XXXX																																																																																																		
SP -DATA -KEY																																																																																																			
1 0000 0000																																																																																																			
D0	D1	E0	E1	D0	D1	E0	E1																																																																																												
0	0	0	0	0	0	1	0																																																																																												
E2	E3	F0	G0	E2	E3																																																																																														
0	0	0	1	0	1																																																																																														
G1	H0	H1	H2																																																																																																
1	0	0	0																																																																																																
H3	H4	J0	J1																																																																																																
0	0	0	0																																																																																																
J2	K0	L0	L1	LO	L1																																																																																														
0	0	0	0	1	0																																																																																														
L2	M0	M1	M2	L2	M0	M1	M2																																																																																												
0	1	1	1	1	0	0	1																																																																																												
M3	N0	N1	N2	M3	N0	N1	N2																																																																																												
0	0	0	0	1	0	1	0																																																																																												
N3	P0	P1	P2	N3																																																																																															
0	0	0	0	0																																																																																															
Q0	Q1	Q2	Q3																																																																																																
0	1	1	0																																																																																																
R0	R1	R2	S0																																																																																																
0	0	0	0																																																																																																
T0	T1	JX	PX																																																																																																
1	0	0	0																																																																																																

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- 1 ALU#0 IS CHECKED ON (ALU OUTPUT NON-ZERO). IF A BRANCH TO A STOP OCCURS IN 07D CHECK THE A1 REGISTER. IF THIS IS CORRECT, SUSPECT THE ALU#0 CIRCUITRY OR CB FIELD DECODING.
- 2 Y7 IS CHECKED ON. IT WILL BE NECESSARY, IF A BRANCH OCCURS TO A STOP IN 07E TO INVESTIGATE THE SETTING OF Y7 IN MICROINSTRUCTION 005, AND IF Y7 IS CORRECT UNTIL MICROINSTRUCTION 015, SUSPECT THE CC FIELD DECODING.
3. IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 0DB, MICROINSTRUCTION 017, SUSPECT THE SETTING OF THE D0 REGISTER IN MICROINSTRUCTION 007.

FUNCTION OF BOX

THE A1 REGISTER IS SET WITH THE REST OF THE MAIN STORAGE TEST ADDRESS FOR THE MAIN STORAGE READ IN MICROINSTRUCTION 017.

THE H REGISTER IS SET TO 39(HEX) AND THIS LOCATION IS USED LATER TO HOLD THE MAIN STORAGE ADDRESS IN LOCAL STORAGE, MICROINSTRUCTION 025.

THE PATTERN IS ALSO USED IN FUNCTION BRANCHES, THE FIRST BEING TO 0C7 MICROINSTRUCTION 023.


01011	04B
E 1001→YB	
A E0+D0→A1	
L BE→L	L→H
D B→B	
I	
R ALU#0	Y7
JS	**→JE

SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB		
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2	
1	0	0	0					1	0	0	0	X	X	
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS						
0	0	0	0	1	1	1	1	THESE LATCHES ARE NOT DISPLAYED						
C0	C1	C2	C3					REG F	YC	ALU EX OP	SKEW			
0	0	0	1					0	1111	0	1 000	1	1111	
D0	D1	E0	E1	D0	D1	E0	E1	EARLY B COND	INCREMENT	-1	-2	+1	EARLY C COND	
0	0	1	1	0	0	0	0	0	CONTROL	0	0	0	0	
E2	E3	F0	G0	E2	E3			DESTINATION		H	J	0		
1	1	1	1	0	0					0	0	1		
G1	H0	H1	H2					DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT
1	1	0	1					0	0	0				0
H3	H4	J0	J1					READ	SECOND MS CYCLE	WRITE				
1	1	0	1					0	0	0				
J2	K0	L0	L1	L0	L1			EXT MASK			HALT			
0	1	1	0	0	0			0			0			
L2	M0	M1	M2	L2	M0	M1	M2							
1	1	0	1	0	1	1	1							
M3	N0	N1	N2	M3	N0	N1	N2							
0	1	1	1	0	0	0	0							
N3	P0	P1	P2	N3										
1	0	0	0	0										
Q0	Q1	Q2	Q3											
0	1	0	0											
R0	R1	R2	S0											
0	0	1	0											
T0	T1	JX	PX											
1	1	0	0											

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE DO REGISTER BITS 0-3. DO IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. DO IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
1	1	1	1	0	0	0	0
B0	B1	B2	B3	D0	D1	E0	E1
1	0	0	0	0	0	1	1
C0	C1	C2	C3	E2	E3		
0	0	0	1	1	1		
D0	D1	E0	E1				
1	1	0	0				
E2	E3	F0	G0				
0	1	1	0				
G1	H0	H1	H2				
0	1	0	1				
H3	H4	J0	J1				
1	1	0	1				
J2	K0	L0	L1	L0	L1		
0	0	1	0	1	0		
L2	M0	M1	M2	L2	M0	M1	M2
1	1	0	1	1	1	0	1
M3	N0	N1	N2	M3	N0	N1	N2
1	0	0	1	0	1	1	1
N3	P0	P1	P2	N3			
1	0	0	0	1			
Q0	Q1	Q2	Q3				
0	1	0	1				
R0	R1	R2	S0				
1	0	1	1				
T0	T1	JX	PX				
0	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
0 11111	1	0 001	1 1111		
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND		
0	0 0 1	0 1 0	0		
DUMP	UNDUMP	UNDUMP INH	CHAN MP	IRPT	
0	0	0	0	0	
READ	SECOND MS CYCLE	WRITE			
1	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
0	0	1	0	1	1
STATS-	YA	YB	YD	YE	
1	1010	1001	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 0	1 1111 1111	0000 0000			
LSAR REGISTER	ROBAR				
1 0000 0000	1 0 0000 1101 1011				
H REGISTER	ROAR				
1 0011 1001	1 0 0000 1110 0001				
J REGISTER	ROSCAR				
0 0000 0001	X X XXXX XXXX XXXX				
R REGISTER					
1 000 1	0101 0101	1	0101 0101		
A REGISTER					
1 000 0	0000 0001	1	0110 0101		
S REGISTER					
P XXX P	XXXX XXXX	P	XXXX XXXX		
B REGISTER					
1	0101 0101	1	0101 0101		
C REGISTER					
0 001 1	0000 0000	1	1111 1111		
D REGISTER					
P	XXXX XXXX	P	XXXX XXXX		
EX REG	P REGISTER	Q REGISTER			
1 000	1 0000 0000	1 1111 1111			
CHECKS	IF REGISTER				
1	0000 0000	1	0000 0000		
INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX				
CHANNEL CONTROLS					
XXX	0000 0000	0000 0000			
CHANNEL DISPLAY					
T0	T1				
P XXXX XXXX	P XXXX XXXX				
W0	W1				
X XXXX XXXX	X XXXX XXXX				
W2	W3				
X XXXX XXXX	P XXXX XXXX				
W3	W4				
X XXXX XXXX	X XXXX XXXX				
SP -DATA -KEY					
1	0000 0000				

DESCRIPTIVE NOTES

FUNCTION OF BOX

THE C0 REGISTER SHOULD BE SET TO ZERO AS FF(HEX) IS ADDED TO 00(HEX) WITH DIRECT CARRY SET. THIS ADDITION PRODUCES A DIRECT CARRY WHICH IS CHECKED LATER IN MICROINSTRUCTION 019

MAIN STORAGE LOCATION 165(HEX) IS READ OUT TO EXERCISE THE MEMORY CONTROLS. THE SIMULATION GIVEN ABOVE IS CORRECT FOR SINGLE CYCLE - IE THE D REGISTER SETTING IS UNKNOWN. IF THE PROGRAM WERE DYNAMICALLY RUN HOWEVER, THIS PATTERN WOULD NOT BE AVAILABLE UNTIL THE NEXT CYCLE.

11011 --- ODB
 E 1111,ADD* 1 C
 A Z+CO*CO
 L J→L L+1→J
 D B→B
 S READ
 EB --- XX ---EH

SENSE LATCHES				CONTROL LATCHES				CONDITIONS										
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	S TO	SAB					
1	0	1	1					1	0	0	0	SC1	SC2					
												X	X					
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS										
1	1	0	0	1	0	0	0	THESE LATCHES ARE NOT DISPLAYED										
								REG F	YC	ALU EX OP	SKEW							
C0	C1	C2	C3					0	1111	0	1 000	1	1111					
0	0	1	0					EARLY B COND	INCREMENT	-1	-2	+1	EARLY C COND					
D0	D1	E0	E1	D0	D1	E0	E1	0	CONTROL	0	0	1	0					
0	0	0	0	1	1	0	0		DESTINATION	H	J	0	0					
E2	E3	F0	G0	E2	E3													
0	0	0	0	0	1			DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT				
G1	H0	H1	H2					0	0	0	0	0	0	0				
0	0	0	0					READ	SECOND MS CYCLE	WRITE								
H3	H4	J0	J1					1	1	0								
0	0	0	0					EXT MASK		HALT								
J2	K0	L0	L1	L0	L1			0		0								
1	0	1	0	1	0													
L2	M0	M1	M2	L2	M0	M1	M2											
1	0	1	1	1	1	0	1											
M3	N0	N1	N2	M3	N0	N1	N2											
0	1	1	1	1	0	0	1											
N3	P0	P1	P2	N3														
1	0	0	0	1														
Q0	Q1	Q2	Q3															
0	1	0	0															
R0	R1	R2	S0															
0	1	0	0															
T0	T1	JX	PX															
0	0	0	0															

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

THE EDIT FUNCTION IS CHECKED TO SEE THAT OFF IS SELECTED WHEN AN INVALID PATTERN IS TESTED ON THE Q BUS.
 VALID PATTERNS ARE 0010, 00XY AND XY ARE USED AS THE BITS 11 AND 12 OF THE NEXT MICROINSTRUCTION ADDRESS.
 IF THE PATTERN IS NOT VALID, BITS 11 AND 12 SHOULD BE FORCED TO ZERO FOR THE NEXT MICROINSTRUCTION ADDRESS.
 IF ANY ADDRESS OTHER THAN OFF, MICROINSTRUCTION 019, IS SELECTED, SUSPECT THE *EDIT CIRCUITRY AND THE CB FIELD DECODING.

FUNCTION OF BOX

THE SETTING OF Y3 BY THE OR FUNCTION IS CHECKED LATER IN MICROINSTRUCTION 021.

CONDITIONS					
PMA	IMA	I=0	YCI	YCD	ASCII
0	0	0	0	1	1
STATS-	YA	YB	YD	YE	
0	1011	1001	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 1	1 1111 1111	1111 1111			
LSAR REGISTER	ROBAR				
0 0000 0001	1 0 0000 1110 0001				
H REGISTER	ROAR				
1 0011 1001	0 0 0000 1111 1111				
J REGISTER	ROSCAR				
0 0000 0010	X X XXXX XXXX XXXX				
	R REGISTER				
1 000 1	0101 0101 1 0101 0101				
	A REGISTER				
1 000 0	0000 0001 1 0110 0101				
	S REGISTER				
P XXX P	XXXX XXXX P XXXX XXXX				
	B REGISTER				
1	0101 0101 1 0101 0101				
	C REGISTER				
0 001 1	0000 0000 1 1111 1111				
	D REGISTER				
P	XXXX XXXX P XXXX XXXX				
EX REG	P REGISTER	Q REGISTER			
1 000 1	0000 0000 1 1111 1111				
	CHECKS	IF REGISTER			
1	0000 0000 1 0000 0000				
	INTERFACE CONTROLS				
	XXXX XXXX XXXX XXXX				
	CHANNEL CONTROLS				
XXX	0000 0000 0000 0000				
	CHANNEL DISPLAY				
	TO T1				
P	XXXX XXXX P XXXX XXXX				
	W0 W1				
X	XXXX XXXX X XXXX XXXX				
	W2 W3				
X	XXXX XXXX P XXXX XXXX				
	W3 W4				
X	XXXX XXXX X XXXX XXXX				
	SP -DATA -KEY				
	1 0000 0000				

XX — OE1
 E YAR0001
 A Z?CI→C1
 L J→L L+1→J
 D B→B
 C CPU EDIT
 R 1
 E9 — ** —EI

SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB			
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2		
0	0	0	1					1	0	0	0	X	X		
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS							
1	1	1	1	1	1	0	0	THESE LATCHES ARE NOT DISPLAYED							
C0	C1	C2	C3					REG F	YC	ALU EX OP	SKEW				
0	0	0	0					1	00000	0	1 000	1	1111		
D0	D1	E0	E1	D0	D1	E0	E1	EARLY B COND	INCREMENT CONTROL	-1	-2	+1	EARLY C COND		
0	0	0	0	0	0	0	0	1	0	0	0	0	1		
E2	E3	F0	G0	E2	E3			DUMP UNDUMP UNDUMP INH CHAN MP IRPT							
0	0	1	1	0	0			0	0	0	0	0	0		
G1	H0	H1	H2					READ	SECOND MS CYCLE	WRITE					
1	0	0	0					0	0	1					
H3	H4	J0	J1					EXT MASK			HALT				
0	0	0	0					0			0				
J2	K0	L0	L1	L0	L1			CONDITIONS							
0	0	0	0	1	0			PMA	IMA	I-D	YCI	YCD	ASCII		
L2	M0	M1	M2	L2	M0	M1	M2	0	0	0	0	1	1		
0	0	1	1	1	0	1	1	STATS-	YA	YB	YD	YE			
M3	N0	N1	N2	M3	N0	N1	N2	0	1011	1001	000	1	10		
1	0	0	0	0	1	1	1	ALU CONT.	SKEW SELECT	ALU BIN OUT					
N3	P0	P1	P2	N3				1	0000	0	1	0000	0000	0000	0000
0	0	0	0	1				LSAR REGISTER	ROBAR						
Q0	Q1	Q2	Q3					1	0000	0000	1	0	0000	1111	1111
0	0	1	0					H REGISTER	ROAR						
R0	R1	R2	S0					1	0011	1001	1	0	0000	1110	1101
0	0	0	0					J REGISTER	ROSCAR						
T0	T1	JX	PX					0	0000	0010	X	X	XXXX	XXXX	XXXX
1	0	0	0					R REGISTER							
								1	000	0	0000	0001	1	0110	0101
								A REGISTER							
								1	000	0	0000	0001	1	0110	0101
								S REGISTER							
								P	XXX	P	XXXX	XXXX	P	XXXX	XXXX
								B REGISTER							
								1	0000	0000	1	0110	0101		
								C REGISTER							
								0	001	1	0000	0000	1	1111	1111
								D REGISTER							
								P	XXXX	XXXX	P	XXXX	XXXX		
								EX REG	P REGISTER	Q REGISTER					
								1	000	1	0000	0000	1	0000	0000
								CHECKS	IF REGISTER						
								1	0000	0000	1	0000	0000		
								INTERFACE CONTROLS							
								XXXX	XXXX	XXXX	XXXX				
								CHANNEL CONTROLS							
								XXX	0000	0000	0000	0000			
								CHANNEL DISPLAY							
								T0	T1						
								P	XXXX	XXXX	P	XXXX	XXXX		
								W0	W1						
								X	XXXX	XXXX	X	XXXX	XXXX		
								W2	W3						
								X	XXXX	XXXX	P	XXXX	XXXX		
								W3	W4						
								X	XXXX	XXXX	X	XXXX	XXXX		
								SP	-DATA	-KEY					
								1	0000	0000					

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- INVALID DECIMAL IN Q REGISTER (IDQ) IS CHECKED OFF. IF A BRANCH TO A STOP IN OEF OCCURS, CHECK THE Q REGISTER VALUE DURING THIS CYCLE. IF THIS IS CORRECT, SUSPECT THE IDQ CIRCUITRY OR THE CB FIELD DECODING. IF IT IS WRONG, SUSPECT THE CO REGISTER OR THE Q REGISTER. THE RELEVANT CO REGISTER SETTINGS OCCURRED IN MICROINSTRUCTION 011 AND 017.
- DIRECT CARRY IS CHECKED ON. IF A BRANCH TO A STOP IN OEC OCCURS, CHECK THE YCD STATUS. IF THIS IS CORRECT, SUSPECT THE CC FIELD DECODING. IF WRONG INVESTIGATE THE ALU OPERATION IN MICROINSTRUCTION 017.
- IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 04C, MICROINSTRUCTION 021, INVESTIGATE THE VALUE OF THE A1 REGISTER. IF THIS IS CORRECT SUSPECT THE CURRENT 18 BIT DATA TRANSFER. IF IT IS WRONG SUSPECT THE ALU OPERATION IN MICROINSTRUCTION 015. DO SHOULD BE CORRECT. THE VALUE OF THE TOP FOUR BITS WAS USED TO GENERATE ODB, MICROINSTRUCTION 017.

FUNCTION OF BOX

THE B0 REGISTER IS SET UP FOR THE NEXT FUNCTION BRANCH ADDRESS. MAIN STORAGE LOCATION 165(HEX) IS REWRITTEN.

11 OFF
 E 0000,OR
 A Z?CO→B0
 D A→B
 S WRITE
 R IDQ YCD
 J2 — **→JB

SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
1	1	1	1	1	1	1	1
B0	B1	B2	B3				
0	0	1	0				
C0	C1	C2	C3				
0	1	1	0				
D0	D1	E0	E1	D0	D1	E0	E1
0	0	0	0	0	0	0	0
E2	E3	F0	G0	E2	E3		
0	0	0	1	0	0		
G1	H0	H1	H2				
1	0	0	0				
H3	H4	J0	J1				
0	0	1	0				
J2	K0	L0	L1	L0	L1		
1	0	1	1	0	0		
L2	M0	M1	M2	L2	M0	M1	M2
1	1	1	0	0	0	1	1
M3	N0	N1	N2	M3	N0	N1	N2
0	1	0	0	1	0	0	0
N3	P0	P1	P2	N3			
1	0	1	0	0			
Q0	Q1	Q2	Q3				
0	1	0	1				
R0	R1	R2	S0				
0	0	0	0				
T0	T1	JX	PX				
0	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X


MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
1 00000	0	1 000	1 1111		
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND		
1	0 0 0	0 0 0	1		
	DESTINATION	H-J-D			
		0 0 1			
DUMP	UNDUMP	UNDUMP	INH	CHAN MP	IRPT
0	0	0	0	0	0
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-D	YCI	YCD	ASCII
0	0	0	0	0	1
STATS-	YA	YB	YD	YE	
0	1011	1001	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 0	1 0110 0101	0110 0101			
LSAR REGISTER	ROBAR				
1 0000 0000	1 0 0000 1110 1101				
H REGISTER	ROAR				
1 0011 1001	0 0 0000 0100 1100				
J REGISTER	ROSCAR				
0 0000 0010	X X XXXX XXXX XXXX				
R REGISTER					
1 000 1 0000 0000	1 0000 0000				
A REGISTER					
1 000 0 0000 0001	1 0110 0101				
S REGISTER					
P XXX P XXXX XXXX	P XXXX XXXX				
B REGISTER					
1 0000 0000	1 0110 0101				
C REGISTER					
0 001 1 0000 0000	1 1111 1111				
D REGISTER					
P XXXX XXXX	P XXXX XXXX				
EX REG	P REGISTER	Q REGISTER			
1 000	1 0000 0000	1 0110 0101			
CHECKS	IF REGISTER				
1 0000 0000	1 0000 0000				
INTERFACE CONTROLS					
XXXX XXXX	XXXX XXXX				
CHANNEL CONTROLS					
XXX 0000 0000	0000 0000				
CHANNEL DISPLAY					
	T0	T1			
P XXXX XXXX	P XXXX XXXX				
	W0	W1			
X XXXX XXXX	X XXXX XXXX				
	W2				
X XXXX XXXX	P XXXX XXXX				
	W3	W4			
X XXXX XXXX	X XXXX XXXX				
	SP -DATA	-KEY			
	1 0000 0000				

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE B1 REGISTER BITS 0-3. B1 IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. B1 IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
0	0	1	1	0	0	1	0
B0	B1	B2	B3	D0	D1	E0	E1
1	1	1	1	0	0	0	0
C0	C1	C2	C3	E2	E3	F0	G0
0	0	0	1	0	0	0	1
D0	D1	E0	E1	G1	H0	H1	H2
0	0	0	0	1	0	0	0
E2	E3	F0	G0	H3	H4	J0	J1
0	0	0	1	0	0	0	0
G1	H0	H1	H2	J2	K0	L0	L1
1	0	0	0	0	0	0	0
H3	H4	J0	J1	L2	M0	M1	M2
0	0	0	0	0	1	1	1
J2	K0	L0	L1	M3	N0	N1	N2
0	0	0	0	0	0	0	0
L2	M0	M1	M2	N3	P0	P1	P2
0	1	1	1	0	0	0	0
M3	N0	N1	N2	Q0	Q1	Q2	Q3
0	0	0	0	0	1	1	0
N3	P0	P1	P2	R0	R1	R2	S0
0	0	0	0	0	0	0	0
Q0	Q1	Q2	Q3	T0	T1	JX	PX
0	1	1	0	1	0	0	0
R0	R1	R2	S0				
0	0	0	0				
T0	T1	JX	PX				
1	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX OP	SKEW		
1 00000	0	0 001	1 1111		
EARLY B COND	INCREMENT	-1 -2 +1	EARLY C COND		
1	CONTROL	0 0 0	1		
	DESTINATION	H-J-D			
		0 0 1			
DUMP	UNDUMP	UNDUMP	INH	CHAN	MP IRPT
0	0	0	0	0	0
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
0	0	0	0	1	1
STATS-	YA	YB	YD	YE	
1	0000	0000	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 1111 0	1 1111 1111	0000 0000			
LSAR REGISTER	ROBAR				
1 0000 0000	0 0 0000 0100 1100				
H REGISTER	ROAR				
1 0011 1001	0 0 0000 0111 1111				
J REGISTER	ROSCAR				
0 0000 0010	X X XXXX XXXX XXXX				
	R REGISTER				
1 000 1	0011 1001 0 0000 0010				
	A REGISTER				
1 000 0	0000 0001 1 0110 0101				
P XXX P	S REGISTER				
	XXXX XXXX P XXXX XXXX				
	B REGISTER				
1 0000 0000	1 0110 0101				
	C REGISTER				
0 001 1	0000 0000 1 1111 1111				
	D REGISTER				
1 0011 1001	0 0000 0010				
EX REG	P REGISTER	Q REGISTER			
1 000 0	0000 0001 1 1111 1111				
	CHECKS	IF REGISTER			
1 0000 0000	1 0000 0000				
	INTERFACE CONTROLS				
	XXXX XXXX XXXX XXXX				
	CHANNEL CONTROLS				
XXX	0000 0000 0000 0000				
	CHANNEL DISPLAY				
	T0 T1				
P XXXX XXXX	P XXXX XXXX				
X XXXX XXXX	X XXXX XXXX				
	W0 W1				
X XXXX XXXX	P XXXX XXXX				
	W2 W3				
X XXXX XXXX	X XXXX XXXX				
	W4				
X XXXX XXXX	X XXXX XXXX				
	SP -DATA -KEY				
	1 0000 0000				


DESCRIPTIVE NOTES


CHECKS TAKING PLACE


- 1 THE DIRECT CARRY (YCD) CONDITION IS CHECKED ON. IF A BRANCH TO A STOP OCCURS AT 07D, CHECK THE YCD SETTING. IF THIS IS CORRECT, SUSPECT THE CB FIELD DECODING. IF IT IS WRONG CHECK THE P AND Q REGISTER INPUT VALUES TO THE ALU IN THIS CYCLE. IF THESE ARE CORRECT, SUSPECT THE CURRENT ALU OPERATION. IF P REGISTER IS WRONG, USE THE FAULT ANALYSIS DIAGRAM A ON THE NEXT PAGE. IF Q REGISTER IS WRONG, USE THE FAULT ANALYSIS DIAGRAM B ON THE FOLLOWING PAGE.
- 2 THE Y3 STAT IS CHECKED ON. IF A BRANCH TO A STOP OCCURS AT 07E, SET (0000 0100 1100) IN ROS ADDRESS SWITCHES, SET STOP ON ROS, PUSH SYSTEM RESET AND CHECK THE Y3 STAT SETTING. IF THIS IS CORRECT, SUSPECT THE CC FIELD DECODING OR THE NEW Y3 SETTING PRODUCED IN MICROINSTRUCTION 021 OVERRIDING THE OLD VALUE. IF IT IS WRONG, SUSPECT THE SETTING OF Y3 IN MICROINSTRUCTION 018.
- 3 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 0C7 (MICROINSTRUCTION 023) CHECK THE H REGISTER VALUE. IF THIS IS CORRECT, SUSPECT THE 18 BIT DATA TRANSFER IN MICROINSTRUCTION 021. IF IT IS WRONG, SUSPECT THE GENERATION OF THE H REGISTER BY (HB) IN MICROINSTRUCTION 015.

FUNCTION OF BOX

THE Y STATS ARE ALL RESET, AND SEVERAL OF THESE ARE CHECKED LATER IN THE OFE STATE TO VERIFY THAT THE ALU OUTPUT DOES MODIFY THE STATS. DO REGISTER IS CHANGED FOR THE NEXT FUNCTION BRANCH ADDRESS.







SENSE LATCHES				CONTROL LATCHES				CONDITIONS						
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	S TO SAB	SC1	SC2
1	0	1	1					1	0	0	0	X	X	
B0	B1	B2	B3	B0	B1	B2	B3							
0	1	0	0	1	1	1	1							
C0	C1	C2	C3											
1	1	0	1											
D0	D1	E0	E1	D0	D1	E0	E1							
0	0	1	0	0	0	0	0							
E2	E3	F0	G0	E2	E3									
0	1	0	0	0	0									
G1	H0	H1	H2											
0	0	0	0											
H3	H4	J0	J1											
1	0	1	1											
J2	K0	L0	L1			L0	L1							
0	0	0	0			0	0							
L2	M0	M1	M2	L2	M0	M1	M2							
0	0	1	1	0	1	1	1							
M3	N0	N1	N2	M3	N0	N1	N2							
0	0	1	0	0	0	0	0							
N3	P0	P1	P2	N3										
0	1	1	0	0										
Q0	Q1	Q2	Q3											
0	0	0	0											
R0	R1	R2	S0											
0	0	0	0											
T0	T1	JX	PX											
0	0	0	0											


MISCELLANEOUS			
THESE LATCHES ARE NOT DISPLAYED			
REG F	YC	ALU EX OP	SKEW
1 00000	0	1 000	1 1111
EARLY B COND	INCRMENT -1 -2 +1 CONTROL	0 0 0	EARLY C COND
0	DESTINATION H-J-D	0 0 1	0
DUMP	UNDUMP	UNDUMP INH	CHAN MP IRPT
0	0	0	0
READ	SECOND MS CYCLE	WRITE	
0	0	0	
EXT MASK		HALT	
0		0	

CONDITIONS			
PMA	IMA	I-D	YCI
0	0	0	0
STATS-	YA	YB	YD
1	0000	0000	000
ALU CONT.	SKEW SELECT	ALU BIN OUT	
1 1111 0	1 0011 1001	0011 1001	
LSAR REGISTER	ROBAR		
1 0000 0000	0 0 0000 0111 1111		
H REGISTER	ROAR		
1 0011 1001	0 0 0000 1100 0111		
J REGISTER	ROSCAR		
0 0000 0010	X X XXXX XXXX XXXX		
R REGISTER			
1 000 1 0000 0000	1 0000 0000		
A REGISTER			
1 000 0 0000 0001	1 0110 0101		
S REGISTER			
P XXX P XXXX XXXX	P XXXX XXXX		
B REGISTER			
1 0000 0000	1 0110 0101		
C REGISTER			
0 001 1 0000 0000	1 1111 1111		
D REGISTER			
1 0011 1001	0 0000 0010		
EX REG	P REGISTER	Q REGISTER	
1 000	1 0000 0000	1 0011 1001	
CHECKS	IF REGISTER		
1 0000 0000	1 0000 0000		
INTERFACE CONTROLS			
XXXX XXXX	XXXX XXXX		
CHANNEL CONTROLS			
XXX 0000 0000	0000 0000		
CHANNEL DISPLAY			
T0	T1		
P XXXX XXXX	P XXXX XXXX		
W0	W1		
X XXXX XXXX	X XXXX XXXX		
W2	W3		
X XXXX XXXX	P XXXX XXXX		
W3	W4		
X XXXX XXXX	X XXXX XXXX		
SP -DATA -KEY			
1 0000 0000			

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE DO REGISTER BITS 0-3. DO IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. DO IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES			
A0	A1	A2	A3	B0	B1	B2	B3
0	0	0	1	0	1	0	0
B0	B1	B2	B3				
1	1	1	1				
C0	C1	C2	C3				
0	0	0	1				
D0	D1	E0	E1	D0	D1	E0	E1
0	0	0	0	0	0	1	0
E2	E3	F0	G0	E2	E3		
0	0	1	1	0	1		
G1	H0	H1	H2				
1	0	0	0				
H3	H4	J0	J1				
0	0	0	0				
J2	K0	L0	L1			L0	L1
0	0	0	0			0	0
L2	M0	M1	M2	L2	M0	M1	M2
0	0	1	1	0	0	1	1
M3	N0	N1	N2	M3	N0	N1	N2
0	0	0	0	0	0	1	0
N3	P0	P1	P2	N3			
0	0	0	0	0			
Q0	Q1	Q2	Q3				
0	0	0	1				
R0	R1	R2	S0				
0	0	0	0				
T0	T1	JX	PX				
1	0	0	0				

CONDITIONS				S TO SAB	
H-STOP	LOG	DSAB	DP1	SC1	SC2
1	0	0	0	X	X

MISCELLANEOUS					
THESE LATCHES ARE NOT DISPLAYED					
REG F	YC	ALU EX DP	SKEW		
1 00000	0	1 000	1 1111		
EARLY B COND	INCREM CONTROL	-1 -2 +1	EARLY C COND		
0	0	0 0 0	0		
	DESTINATION	H-J-O			
		1 0 0			
DUMP	UNDUMP	UNDUMP	INH	CHAN MP	IRPT
0	0	0	0	0	0
READ	SECOND MS CYCLE	WRITE			
0	0	0			
EXT MASK		HALT			
0		0			

CONDITIONS					
PMA	IMA	I-O	YCI	YCD	ASCII
0	0	0	0	0	1
STATS-	YA	YB	YD	YE	
1	0000	1001	000	1 10	
ALU CONT.	SKEW SELECT	ALU BIN OUT			
1 0000 0	1 0000 0000	1001 0000			
LSAR REGISTER	ROBAR				
1 0011 1001	0 0 0000 1100 0111				
H REGISTER	RDAR				
1 0011 1001	1 0 0000 1110 1110				
J REGISTER	ROSCAR				
0 0000 0010	X X XXXX XXXX XXXX				
	R REGISTER				
1 000 1	0000 0000 1 0000 0000				
	A REGISTER				
1 000 0	0000 0001 1 0110 0101				
P XXX P	S REGISTER				
	XXXX XXXX P XXXX XXXX				
	B REGISTER				
	1 1001 0000 1 0110 0101				
	C REGISTER				
0 001 1	0000 0000 1 1111 1111				
	D REGISTER				
	1 0011 1001 0 0000 0010				
EX REG	P REGISTER	Q REGISTER			
1 000	1 1001 0000	1 0000 0000			
	CHECKS	IF REGISTER			
	1 0000 0000	1 0000 0000			
	INTERFACE CONTROLS				
	XXXX XXXX XXXX XXXX				
	CHANNEL CONTROLS				
XXX	0000 0000 0000 0000				
	CHANNEL DISPLAY				
	T0	T1			
P	XXXX XXXX	P	XXXX XXXX		
	W0	W1			
X	XXXX XXXX	X	XXXX XXXX		
	W2				
X	XXXX XXXX	P	XXXX XXXX		
	W3	W4			
X	XXXX XXXX	X	XXXX XXXX		
	SP -DATA -KEY				
	1 0000 0000				

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- 1 ALU#0 IS CHECKED ON.
IF A BRANCH TO A STOP AT 0EC OCCURS, CHECK THE B0 REGISTER SETTING.
IF THIS IS CORRECT, SUSPECT THE ALU#0 CIRCUITRY AND THE CB FIELD DECODING.
IF IT IS WRONG, SUSPECT THE CURRENT ALU OPERATION.
- 2 YCI IS CHECKED OFF.
IF A BRANCH TO A STOP AT 0EF OCCURS, CHECK THE YCI SETTING.
IF THIS IS CORRECT, SUSPECT THE CC FIELD DECODING.
IF IT IS WRONG, SET(0000 1101 1110) IN R0S ADDRESS SWITCHES, SET STOP ON R0S AND PUSH SYSTEM RESET KEY.
SINGLE CYCLE CHECKING YCI UNTIL AN ERROR OCCURS AND FIX FAULT.
- 3 IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 053, MICROINSTRUCTION 025, SUSPECT THE CURRENT ALU OPERATION, CHECKING ESPECIALLY THAT THE CORRECT INDIRECT FUNCTION IS BEING PERFORMED.

FUNCTION OF BOX

LOCAL STORAGE LOCATION 39(HEX) IS READ OUT IN PREPARATION FOR STORING THE MAIN STORAGE ADDRESS REGISTER (A) CONTENTS.
THE B0 REGISTER IS SET FOR THE NEXT FUNCTION BRANCH ADDRESS.


0011	OC7
E 1001→YB	
A E072→B0	
L H→L	L→H
D LSTOR→Z	
R ALU#0	YCI
Q2	** -QB

SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB																																																																																																																																																																																																																																																																					
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2	S	TO	SAB																																																																																																																																																																																																																																																																	
1	1	1	1					1	0	0	0	X	X	X	X																																																																																																																																																																																																																																																																		
B0	B1	B2	B3	B0	B1	B2	B3	<p style="text-align: center;">MISCELLANEOUS</p> <p style="text-align: center;">THESE LATCHES ARE NOT DISPLAYED</p> <table border="1" style="width: 100%;"> <tr> <td>REG F</td><td>YC</td><td>ALU EX OP</td><td>SKEW</td> </tr> <tr> <td>1 00000</td><td>0</td><td>1 000</td><td>1 1111</td> </tr> <tr> <td>EARLY B COND</td><td>INCREMENT CONTROL</td><td>-1 -2 +1</td><td>EARLY C COND</td> </tr> <tr> <td>1</td><td>DESTINATION</td><td>H-J-O</td><td>0</td> </tr> <tr> <td></td><td></td><td>0 0 1</td><td>0</td> </tr> <tr> <td>DUMP</td><td>UNDUMP</td><td>UNDUMP INH</td><td>CHAN MP IRPT</td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>READ</td><td>SECOND MS CYCLE</td><td>WRITE</td><td></td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td></td> </tr> <tr> <td>EXT MASK</td><td></td><td>HALT</td><td></td> </tr> <tr> <td>0</td><td></td><td>0</td><td></td> </tr> </table>								REG F	YC	ALU EX OP	SKEW	1 00000	0	1 000	1 1111	EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND	1	DESTINATION	H-J-O	0			0 0 1	0	DUMP	UNDUMP	UNDUMP INH	CHAN MP IRPT	0	0	0	0	READ	SECOND MS CYCLE	WRITE		0	0	0		EXT MASK		HALT		0		0																																																																																																																																																																																																																							
REG F	YC	ALU EX OP	SKEW																																																																																																																																																																																																																																																																														
1 00000	0	1 000	1 1111																																																																																																																																																																																																																																																																														
EARLY B COND	INCREMENT CONTROL	-1 -2 +1	EARLY C COND																																																																																																																																																																																																																																																																														
1	DESTINATION	H-J-O	0																																																																																																																																																																																																																																																																														
		0 0 1	0																																																																																																																																																																																																																																																																														
DUMP	UNDUMP	UNDUMP INH	CHAN MP IRPT																																																																																																																																																																																																																																																																														
0	0	0	0																																																																																																																																																																																																																																																																														
READ	SECOND MS CYCLE	WRITE																																																																																																																																																																																																																																																																															
0	0	0																																																																																																																																																																																																																																																																															
EXT MASK		HALT																																																																																																																																																																																																																																																																															
0		0																																																																																																																																																																																																																																																																															
C0	C1	C2	C3					<p style="text-align: center;">CONDITIONS</p> <table border="1" style="width: 100%;"> <tr> <td>PMA</td><td>IMA</td><td>I-O</td><td>YCI</td><td>YCD</td><td>ASCII</td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td>STATS-</td><td>YA</td><td>YB</td><td>YD</td><td>YE</td><td></td> </tr> <tr> <td>1</td><td>0000</td><td>1001</td><td>000</td><td>1 10</td><td></td> </tr> <tr> <td>ALU CONT.</td><td>SKEW SELECT</td><td>ALU BIN OUT</td><td></td><td></td><td></td> </tr> <tr> <td>1 1111 0</td><td>1 1001 0000</td><td>1001 0000</td><td></td><td></td><td></td> </tr> <tr> <td>LSAR REGISTER</td><td>ROBAR</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0000 0000</td><td>1 0 0000 1110 1110</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>H REGISTER</td><td>ROAR</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0011 1001</td><td>1 0 0000 0101 0011</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>J REGISTER</td><td>ROSCAR</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>0 0000 0010</td><td>X X XXXX XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>R REGISTER</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 000 1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>A REGISTER</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 000 0 0000 0001</td><td>1 0110 0101</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>S REGISTER</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>P XXX P XXXX XXXX</td><td>P XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>B REGISTER</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 1001 0000</td><td>1 0110 0101</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>C REGISTER</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>0 001 1 0000 0000</td><td>1 1111 1111</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>D REGISTER</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0011 1001</td><td>0 0000 0010</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>EX REG</td><td>P REGISTER</td><td>Q REGISTER</td><td></td><td></td><td></td> </tr> <tr> <td>1 000 1 0000 0000</td><td>1 1001 0000</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>CHECKS</td><td>IF REGISTER</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0000 0000</td><td>1 0000 0000</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>INTERFACE CONTROLS</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>XXXX XXXX</td><td>XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>CHANNEL CONTROLS</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>XXX 0000 0000</td><td>0000 0000</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>CHANNEL DISPLAY</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>TO</td><td>T1</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>P XXXX XXXX</td><td>P XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>W0</td><td>W1</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>W2</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>X XXXX XXXX</td><td>P XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>W3</td><td>W4</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>X XXXX XXXX</td><td>X XXXX XXXX</td><td></td><td></td><td></td><td></td> </tr> <tr> <td>SP -DATA -KEY</td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>1 0000 0000</td><td></td><td></td><td></td><td></td><td></td> </tr> </table>								PMA	IMA	I-O	YCI	YCD	ASCII	0	0	0	0	0	1	STATS-	YA	YB	YD	YE		1	0000	1001	000	1 10		ALU CONT.	SKEW SELECT	ALU BIN OUT				1 1111 0	1 1001 0000	1001 0000				LSAR REGISTER	ROBAR					1 0000 0000	1 0 0000 1110 1110					H REGISTER	ROAR					1 0011 1001	1 0 0000 0101 0011					J REGISTER	ROSCAR					0 0000 0010	X X XXXX XXXX XXXX					R REGISTER						1 000 1 0000 0000	1 0000 0000					A REGISTER						1 000 0 0000 0001	1 0110 0101					S REGISTER						P XXX P XXXX XXXX	P XXXX XXXX					B REGISTER						1 1001 0000	1 0110 0101					C REGISTER						0 001 1 0000 0000	1 1111 1111					D REGISTER						1 0011 1001	0 0000 0010					EX REG	P REGISTER	Q REGISTER				1 000 1 0000 0000	1 1001 0000					CHECKS	IF REGISTER					1 0000 0000	1 0000 0000					INTERFACE CONTROLS						XXXX XXXX	XXXX XXXX					CHANNEL CONTROLS						XXX 0000 0000	0000 0000					CHANNEL DISPLAY						TO	T1					P XXXX XXXX	P XXXX XXXX					W0	W1					X XXXX XXXX	X XXXX XXXX					W2						X XXXX XXXX	P XXXX XXXX					W3	W4					X XXXX XXXX	X XXXX XXXX					SP -DATA -KEY						1 0000 0000					
PMA	IMA	I-O	YCI	YCD	ASCII																																																																																																																																																																																																																																																																												
0	0	0	0	0	1																																																																																																																																																																																																																																																																												
STATS-	YA	YB	YD	YE																																																																																																																																																																																																																																																																													
1	0000	1001	000	1 10																																																																																																																																																																																																																																																																													
ALU CONT.	SKEW SELECT	ALU BIN OUT																																																																																																																																																																																																																																																																															
1 1111 0	1 1001 0000	1001 0000																																																																																																																																																																																																																																																																															
LSAR REGISTER	ROBAR																																																																																																																																																																																																																																																																																
1 0000 0000	1 0 0000 1110 1110																																																																																																																																																																																																																																																																																
H REGISTER	ROAR																																																																																																																																																																																																																																																																																
1 0011 1001	1 0 0000 0101 0011																																																																																																																																																																																																																																																																																
J REGISTER	ROSCAR																																																																																																																																																																																																																																																																																
0 0000 0010	X X XXXX XXXX XXXX																																																																																																																																																																																																																																																																																
R REGISTER																																																																																																																																																																																																																																																																																	
1 000 1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																																
A REGISTER																																																																																																																																																																																																																																																																																	
1 000 0 0000 0001	1 0110 0101																																																																																																																																																																																																																																																																																
S REGISTER																																																																																																																																																																																																																																																																																	
P XXX P XXXX XXXX	P XXXX XXXX																																																																																																																																																																																																																																																																																
B REGISTER																																																																																																																																																																																																																																																																																	
1 1001 0000	1 0110 0101																																																																																																																																																																																																																																																																																
C REGISTER																																																																																																																																																																																																																																																																																	
0 001 1 0000 0000	1 1111 1111																																																																																																																																																																																																																																																																																
D REGISTER																																																																																																																																																																																																																																																																																	
1 0011 1001	0 0000 0010																																																																																																																																																																																																																																																																																
EX REG	P REGISTER	Q REGISTER																																																																																																																																																																																																																																																																															
1 000 1 0000 0000	1 1001 0000																																																																																																																																																																																																																																																																																
CHECKS	IF REGISTER																																																																																																																																																																																																																																																																																
1 0000 0000	1 0000 0000																																																																																																																																																																																																																																																																																
INTERFACE CONTROLS																																																																																																																																																																																																																																																																																	
XXXX XXXX	XXXX XXXX																																																																																																																																																																																																																																																																																
CHANNEL CONTROLS																																																																																																																																																																																																																																																																																	
XXX 0000 0000	0000 0000																																																																																																																																																																																																																																																																																
CHANNEL DISPLAY																																																																																																																																																																																																																																																																																	
TO	T1																																																																																																																																																																																																																																																																																
P XXXX XXXX	P XXXX XXXX																																																																																																																																																																																																																																																																																
W0	W1																																																																																																																																																																																																																																																																																
X XXXX XXXX	X XXXX XXXX																																																																																																																																																																																																																																																																																
W2																																																																																																																																																																																																																																																																																	
X XXXX XXXX	P XXXX XXXX																																																																																																																																																																																																																																																																																
W3	W4																																																																																																																																																																																																																																																																																
X XXXX XXXX	X XXXX XXXX																																																																																																																																																																																																																																																																																
SP -DATA -KEY																																																																																																																																																																																																																																																																																	
1 0000 0000																																																																																																																																																																																																																																																																																	

DESCRIPTIVE NOTES

FUNCTION OF BOX

DIRECT CARRY IS RESET, AND A FUNCTION BRANCH IS EXECUTED BASED ON THE CURRENT STATUS OF THE B0 REGISTER BITS 0-3. B0 IS USED AS THE Q REGISTER INPUT, AND THE TOP FOUR BITS ARE USED TO COMPLETE THE FUNCTION BRANCH ADDRESS. NOTE THAT APART FROM THE RESET CARRY, ALL THE DATA FLOW IS PRESERVED IN THIS INSTRUCTION. B0 IS CHANGED DURING THE MICROPROGRAM TO DEFINE THE DIFFERENT FUNCTION BRANCHES. IF THE WRONG FUNCTION BRANCH IS TAKEN, THE NOTES ON THE PREVIOUS MICROINSTRUCTION DEFINE THE DIAGNOSTIC PROCEDURE.



SENSE LATCHES				CONTROL LATCHES				CONDITIONS				S TO SAB				
A0	A1	A2	A3					H-STOP	LOG	DSAB	DP1	SC1	SC2			
0	0	1	1					1	0	0	0	X	X			
B0	B1	B2	B3	B0	B1	B2	B3	MISCELLANEOUS								
1	1	1	1	0	1	1	1	THESE LATCHES ARE NOT DISPLAYED								
C0	C1	C2	C3					REG F	YC	ALU EX OP	SKEW					
0	0	0	1					1	00000	0	1 000	1	1111			
D0	D1	E0	E1	D0	D1	E0	E1	EARLY B COND	INCREMENT CONTROL	-1	-2	+1	EARLY C COND			
0	0	0	0	0	0	1	0	1	0	0	0	0	0			
E2	E3	F0	G0	E2	E3			DESTINATION H-J-D								
0	0	0	1	0	1			1 0 0								
G1	H0	H1	H2					DUMP	UNDUMP	UNDUMP	INH	CHAN	MP	IRPT		
1	0	0	0					0	0	0	0	0	0	0		
H3	H4	J0	J1					READ	SECOND MS CYCLE	WRITE						
0	0	0	0					0	0	0						
J2	K0	L0	L1	L0	L1			EXT MASK					HALT			
0	0	0	0	0	0			0					0			
L2	M0	M1	M2	L2	M0	M1	M2									
0	1	1	1	1	1	1	1									
M3	N0	N1	N2	M3	N0	N1	N2									
0	0	0	0	0	0	0	0									
N3	P0	P1	P2	N3												
0	0	0	0	1												
Q0	Q1	Q2	Q3													
0	1	1	0													
R0	R1	R2	S0													
0	0	0	0													
T0	T1	JX	PX													
1	0	0	0													

DESCRIPTIVE NOTES

CHECKS TAKING PLACE

- Y4 AND Y7 ARE CHECKED ON. IF AN ADDRESS OTHER THAN 07F IS SELECTED AT MICROINSTRUCTION 026, CHECK THE YB STAT SETTINGS. IF THESE ARE CORRECT, SUSPECT THE CB OR CC FIELD DECODING. IF THEY ARE WRONG, SUSPECT THE YB#9 OPERATION IN MICROINSTRUCTION 023, AND THE Y4 AND Y7 CIRCUITRY.
- IF A FUNCTION BRANCH OCCURS TO SOME ADDRESS OTHER THAN 0D3, MICROINSTRUCTION 027, SUSPECT THE ALU OPERATION IN THE CURRENT CYCLE.

FUNCTION OF BOX

THE D0 REGISTER IS SET FOR THE FUNCTION BRANCH AND THE PATTERN IS ALSO USED LATER TO SET UP THE H REGISTER FOR ADDRESSING LOCAL STORE. THE MAIN STORAGE ADDRESS REGISTER (A) CONTENTS ARE SAVED IN LOCAL STORAGE ADDRESS 39(HEX). THE YA STATS ARE SET UP FOR LATER OPERATIONS.

10011 — 053
 E 1001→YA
 A E0→OE→D0
 L H→L L→H
 D A→LSTOR
 R Y4 Y7
 E5 — ** —EE

SR23-3035-1

System/360 Model 40 CPU and Channels Supplementary Course Material Printed in U.S.A. SR23-3035-1

IBM

International Business Machines Corporation
Field Engineering Division
112 East Post Road, White Plains, N.Y. 10601